Master's or Ph.D. in Electrical Engineering, Computer Engineering, or Computer Science.
10-15 years of experience in developing interconnect technologies and protocols.
Familiarity with fabric topologies like Fat tree, Leaf-Spine, and Torus.
Experience with AI hardware architecture, particularly GPU/accelerator clusters.
Deep knowledge of interconnect technologies such as PCIe, CXL, and NVLink.
Ability to develop performance models for system optimization.
Responsibilities
Develop architectures for chip-to-chip interconnects and switched fabrics for AI/ML.
Analyze trade-offs in bandwidth, latency, power, area, and reliability.
Participate in industry standards bodies to influence specifications.
Collaborate with SoC, package design, and software teams for integration.
Specify innovative scale-out architectures for optimizing power, cost, and performance.
Benefits
Opportunity to influence industry standards and specifications.
Collaborative work environment with cross-functional teams.
Focus on cutting-edge AI and networking technologies.
Engagement in innovative architecture design and performance optimization.
Full Job Description
Job Summary
An AI Interconnect Architect defines and engineers high-speed networking and communication systems for AI Inference infrastructure which include servers, racks, and chips with a focus on bandwidth, power efficiency, scalability, and optimized transport protocols. Design solutions should take into account interconnect technologies such as PCIe, CXL, co-packaged optics, UALink, Ultra Ethernet, and be able to specify innovative scale-out architectures for optimizing power, cost, and performance.
Key Responsibilities
System Architecture & Design: Develop architectures for chip-to-chip interconnects and switched fabrics tailored for AI/ML scale-out.
Performance Optimization: Analyze trade-offs in bandwidth, latency, power, area, and reliability.
Technology development and standards: Participate in industry standard bodies and contribute/influence/shape the direction of industry specifications.
Cross-functional Collaboration: Work with SoC, package design, and software teams to ensure seamless integration.
Required Qualifications
Master's or Ph.D. in Electrical Engineering, Computer Engineering, or Computer Science.
10 - 15 years experience developing interconnect technologies including transport and link level protocols, switching fabrics, QoS and reliable communication methods, and Software Defined Networking.
Familiarity with various fabric topologies such as Fat tree, Leaf-Spine (Clos), Torus, Meshed and their applicability to various workload and system configurations.
AI Hardware Architecture: Familiarity with GPU/accelerator clusters and data center infrastructure
Deep, working knowledge of various interconnect technologies and protocols such as PCIe, CXL, NVLink, UALink, Ethernet, Ultra-Ethernet, and serial links.
Modeling and SimulationL Ability to develop performance models.
