Cadence Design Systems

Principal AE, Serdes Design IP

Cadence Design Systems • $127K — $236K *
Information Technology
8 - 10 years of experience
Job Overview by Ladders

Qualifications

  • BS/MS in Electrical Engineering, Computer Engineering, or equivalent, with 10-15 years of relevant experience
  • Solid experience in high-speed interface protocols such as PCIe, CXL, Ethernet, and USB
  • Strong knowledge of PHY and/or controller design for high-speed interfaces
  • Demonstrated leadership in managing pre-sales accounts
  • Exceptional presentation and communication skills, both verbal and written

Responsibilities

  • Configure and perform technical presales for High-Speed Interface IP
  • Present Cadence's IP products and capabilities to potential customers
  • Act as a product expert for digital controller and PHY IPs
  • Collaborate with sales, marketing, and R&D teams to secure new opportunities
  • Demonstrate IP performance at industry events and to prospective customers
  • Provide rapid technical support to customers and internal teams
  • Write application notes and articles for internal and external audiences

Benefits

  • Paid vacation and holidays
  • 401(k) plan with employer match
  • Employee stock purchase plan
  • Variety of medical, dental, and vision plan options
  • Growth opportunities even for early-career individuals
Full Job Description
Title

Principal Applications Engineer, Serdes Design IP

Location: San Jose, CA

Job Description

The Cadence IP team develops industry leading IPs that enable customers in a variety of markets - from the endpoint to the edge to the cloud. At Cadence we're helping set the standard on IP products that get integrated in SoCs that power the world's Data Centers, Automobiles, Cloud and Wireless Systems. We offer amazing opportunities to grow, no matter where you are in your career.

We are growing our Serdes Applications team and we are looking for smart, energetic, collaborative and creative people to help us lead the industry with our IP products. At Cadence, we believe in embracing diverse ideas and striving for excellence in all that we do. Do you want to make a difference and be challenged? Join the High-Performance Culture at Cadence.

As a Principal Applications Engineer, you will use your knowledge of different high-speed interface standards such as PCIe, CXL, Ethernet and USB to architect interface solutions for customers using Cadence Serdes IP and showcase the performance of the IP. You will also define internal processes and lead initiatives to improve team productivity and grow the IP business. This is a customer facing role that offers the benefit of both technical growth and business skill development. You will be part of the Technical Field Organization helping educate customers and providing solutions to them using our Serdes IP portfolio. Our serial interface PHY and controller IPs are used in data centers, mobile devices, automobiles and consumer devices.

Responsibilities include:
• Technical presales and configuration of High-Speed Interface IP, including PCIe, CXL and Ethernet PHY and Controllers
• Present Cadence's IP portfolio and capabilities to prospective customers
• Serve as a product expert in digital controller and PHY IPs and protocols
• Work closely with IP Sales staff, marketing and R&D teams to win opportunities
• Demonstrating IP Performance at industry events and to prospective customers
• Provide quick-turn product specific technical support to customers, field teams, architects and designers
• Write application notes and articles for internal and/or external publication
• Travel to customer sites may be required occasionally

Qualifications:
• BS in EE, CE or related equivalent with 15+ years of relevant work experience or MS in EE, CE or equivalent with 10+ years of relevant work experience
• Solid experience in one or more high speed interface protocols - PCIe, CXL, UCIe, Ethernet, USB, MIPI, 224G, 112G
• Strong knowledge of PHY and/or controllers for one or more high speed interface protocols
• Individual leadership and initiative to manage pre-sales accounts
• Excellent presentation skills and verbal/written communication skills is a must

Nice to have:
• Lab validation and demo setup skills
• Experience on high-speed interface controller and/or PHY verification
• Knowledge of AXI and PIPE interface protocols
• Working knowledge of high-speed interface PHY

The annual salary range for California is $127,400 to $236,600. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.

About Cadence Design Systems

Cadence Design Systems, Inc. is an American multinational electronic design automation software and engineering services company, founded in 1988 by the merger of SDA Systems and ECAD, Inc. The company produces software, hardware and silicon structures for designing integrated circuits, systems on chips (SoCs) and printed circuit boards.
Learn more about Cadence Design Systems
Size
9,300 employees
Market Cap
$43.9 billion
Industry
Net Income
$590.6 million
Founded
2018
5 Year Trend
+10.5%
Revenue
$2.6 billion
NASDAQ

Similar Jobs

More Jobs at Cadence Design Systems

More Information Technology Jobs

Find similar Principal AE, Serdes Design IP jobs: