Position SummaryAs a SoC Architect, you will play a key role in shaping the future of our premium chipsets by defining and driving the development of innovative SoC memory and cache subsystems. This is a technical contributor position that requires a foundation in architecture principles, as well as an understanding of memory subsystems, including memory hierarchies, interfaces, controllers, and caches. Your expertise will enable you to propose and implement new, efficient SoC memory architectures that meet the demands of our cutting-edge products.
- Identify, propose, and deliver new SoC memory architectures and features for premium mobile and related product platforms.
- Contribute to high-impact deliverables, with the freedom to experiment and explore novel ideas to challenge existing norms and push the boundaries of what is possible.
- Create detailed designs and specifications for memory subsystems, including memory interfaces, controllers, and caches.
- Analyze PPA trade-offs and optimize memory subsystem performance, power consumption, and area utilization to meet system requirements.
- Work closely with software, hardware, and validation teams to ensure memory subsystem designs meet system requirements and are properly integrated
- Create and maintain detailed documentation of memory subsystem designs, including architecture, implementation, and verification plans.
- Stay up-to-date with emerging memory technologies and recommend their adoption in SoC designs.
Skills and Qualifications- 6+ years of experience with a Bachelor's Degree in Computer Science/Engineering, or 4+ years of experience with a Master's Degree, or 2+ years of experience with a PhD
- Experience designing and developing complex digital systems and SoC memory architectures
- Strong understanding of memory hierarchies, memory interfaces (e.g., DDR, LPDDR, HBM), and memory controllers is crucial
- Detailed knowledge of cache subsystems including caching policies and understanding the tradeoffs of latency, bandwidth and hierarchies
- Knowledge of memory scheduling, bandwidth management, and latency optimization
- High familiarity with existing and emerging JEDEC memory standards
- Strong written and verbal communication skills
- Experience with cache coherence protocols and bus protocols (e.g., CHI, ACE, AXI) is a plus
- Experience with the Android ecosystem and analysis tools is a plus
- Experience with Arm architecture and ecosystem is a plus
Our TeamThe System IP & SoC Architecture team at SARC/ACL designs proprietary coherent interconnects and memory controllers that power Exynos SoCs for Samsung's premium consumer devices. We play a critical role in shaping the technology roadmap, delivering scalable, performance- and power-optimized IP solutions that support advanced system modeling and real-world applications such as gaming and computational photography. With scalability and efficiency at the core of our designs, our IP integrates seamlessly into complex semiconductor products, enabling cutting-edge memory subsystem capabilities across diverse market segments.
Joining our team means collaborating alongside talented engineers from diverse technical backgrounds across a global organization. You'll have the opportunity to build next-generation technologies, broaden your expertise, and solve impactful challenges in a supportive environment built on collaboration, continuous learning, and growth.
Total RewardsAt Samsung - SARC/ACL, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $151,000 and $251,800. Your actual base pay will depend on variables that may include your education skills, qualifications, experience, and work location. This is an exempt position, which is not eligible for overtime pay under the Fair Labor Standards Act (FLSA).
Samsung employees have access to benefits including: medical, dental, vision, life insurance, 401(k), free onsite lunch, employee purchase program, tuition assistance (after 6 months), paid time off, student loan program, wellness incentives, and many more. In addition, regular full-time employees (salaried or hourly) are eligible for MBO bonus compensation, based on company, division, and individual performance.
Additionally, this role might be eligible to participate in long term incentive plan and relocation.
U.S. Export ControlThis position requires the ability to access information subject to U.S. export control restrictions. Applicants must have the ability to access export-controlled information or be eligible to receive a government authorization to access export-controlled information.
Trade SecretsBy submitting an application, you [applicant] agree[s] not to disclose to Samsung, or induce Samsung to use, any confidential or proprietary information (including trade secrets) belonging to any current or previous employer or other person or entity.
#SARC #ACL
* Please visit Samsung membership to see Privacy Policy, which defaults according to your location. You can change Country/Language at the bottom of the page. If you are European Economic Resident, please click here.
