Principal Physical Design Engineer

Celero Communications, Inc.

$150K — $250K *
Information Technology
5 - 7 years of experience
Job Overview by Ladders

Qualifications

  • 7+ years of ASIC physical design experience
  • Deep tapeout experience in advanced technology nodes (7nm, 5nm, 3nm)
  • Advanced proficiency with industry-standard EDA tools (Cadence products)
  • Expertise in physically aware synthesis and power domain analysis
  • Knowledge of Electromigration/IR-drop (EM/IR) cleanup strategies

Responsibilities

  • Own physical implementation of System-on-Chips (SoCs) or complex digital blocks
  • Manage floor-planning, bump planning, and power grid design
  • Resolve timing, congestion, and EM/IR issues in collaboration with Frontend Designers
  • Run Static Timing Analysis (STA) and perform physical verification
  • Drive automation and enhance flow robustness using scripting languages
  • Collaborate with architects and designers for tapeout readiness

Benefits

  • Mentorship opportunities in a technical leadership role
  • Exposure to cutting-edge technology and advanced semiconductor design
  • Collaboration with cross-functional teams to influence product outcomes
  • Focus on driving innovation in physical design methodologies
  • Challenging projects with tight performance and manufacturability targets
Full Job Description
We are seeking an experienced Physical Design Engineer to lead the transformation of complex circuit designs into high-quality, manufacturable silicon. In this role, you will drive all aspects of the physical implementation flow, including floorplanning, power planning, place-and-route (P&R), clock tree synthesis, timing closure, and physical verification. You will collaborate closely with architecture, RTL, circuit design, and verification teams to deliver high-performance chips that meet aggressive targets for performance, power, area (PPA), signal integrity, and manufacturability. As a technical leader, you will help define physical design methodologies, mentor engineers, and ensure successful tape-out of next-generation semiconductor products. Core Responsibilities • RTL-to-GDSII Execution: Own physical implementation of System-on-Chips (SoCs) or complex digital blocks. • Design Optimization: Manage floor-planning, bump planning, power grid design, and clock tree synthesis (CTS) to optimize chip performance. • Design Convergence: Resolve timing, congestions, EM/IR issues together with Frontend Designers • Signoff & Verification: Run Static Timing Analysis (STA) and physical verification. Fix Design Rule Checking (DRC) and Layout Versus Schematic (LVS) violations. • Methodology Development: Drive automation and improve flow robustness using scripting languages like Tcl, Python, or Perl. • Cross-Functional Leadership: Partner with architects, logic designers, and analog design team for tapeout readiness. Key Qualifications • Must have 7+ years of relevant ASIC physical design experience (depending on degree level). • Process Knowledge: Deep tapeout experience in advanced technology nodes (e.g., 7nm, 5nm, 3nm). • Tool Mastery: Advanced proficiency with industry-standard EDA tools from vendors like Cadence (e.g., Innovus, Tempus, Voltus, Pegasus, Calibre). • Technical Concepts: Expertise in physically aware synthesis, power domain analysis, and Electromigration/IR-drop (EM/IR) cleanup. Annual Base Salary Range: $150,000 to $250,000 (The final offer will be determined based on job-related skills, experience, qualifications, and location.)

Similar Jobs

More Jobs at Celero Communications, Inc.

More Information Technology Jobs

Find similar Principal Physical Design Engineer jobs: