Blue Origin

Senior ASIC Design Verification Engineer - Terawave

Blue Origin$230K — $322K *
Aerospace & Defense
8 - 10 years of experience
Job Overview by Ladders

Qualifications

  • BS or MS in Electrical Engineering, Computer Engineering, or related field.
  • 8+ years of ASIC/SoC verification experience.
  • Deep hands-on expertise in System Verilog and UVM.
  • Strong understanding of verification planning, assertions, and coverage closure.
  • Experience verifying complex digital control and datapath logic.
  • Proven debugging capability across RTL, testbench, and system interactions.
  • Ability to work effectively across multidisciplinary engineering teams.

Responsibilities

  • Lead verification planning and execution for complex blocks or subsystems.
  • Develop sophisticated UVM environments, reference models, scoreboards, protocol monitors, and assertions.
  • Translate architecture and design specifications into comprehensive verification strategies and measurable coverage goals.
  • Drive functional coverage closure, regression health, and verification signoff readiness.
  • Identify verification gaps, corner cases, and high-risk scenarios early in the development cycle.
  • Collaborate closely with design, systems, DFT, firmware, and physical design teams.
  • Mentor junior engineers in verification standard processes.

Benefits

  • Medical, dental, vision, basic and supplemental life insurance, and paid parental leave.
  • Short and long-term disability benefits.
  • 401(k) with a company match of up to 5%.
  • Stock options for all regular employees (working at least 20 hours/week).
  • Paid Time Off: Up to four weeks per year based on weekly scheduled hours, plus up to 14 company-paid holidays.
Full Job Description

Application close date:

Applications will be accepted on an ongoing basis until the requisition is closed.

The ASIC Verification Engineer leads verification of complex digital subsystems for next-generation Satellite communication ASICs. This role requires strong expertise in advanced verification methodologies, architecture understanding, and multi-functional collaboration to ensure robust, high-quality silicon.

Responsibilities:
  • Lead verification planning and execution for complex blocks or subsystems.
  • Develop sophisticated UVM environments, reference models, scoreboards, protocol monitors, and assertions.
  • Translate architecture and design specifications into comprehensive verification strategies and measurable coverage goals.
  • Drive functional coverage closure, regression health, and verification signoff readiness.
  • Identify verification gaps, corner cases, and high-risk scenarios early in the development cycle.
  • Collaborate closely with design, systems, DFT, firmware, and physical design teams.
  • Review testbench architecture, stimulus quality, and debug methodologies for technical excellence.
  • Mentor junior engineers in verification standard processes.
  • Support bring-up, emulation, prototyping, and post-silicon debug activities as needed.

Minimum Qualifications:
  • BS or MS in Electrical Engineering, Computer Engineering, or related field.
  • 8+ years of ASIC/SoC verification experience.
  • Deep hands-on expertise in System Verilog and UVM.
  • Strong understanding of verification planning, assertions, and coverage closure.
  • Experience verifying complex digital control and datapath logic.
  • Proven debugging capability across RTL, testbench, and system interactions.
  • Ability to work effectively across multidisciplinary engineering teams.

Preferred Qualifications:
  • Background in Space based communications, wireless communications, or modem/baseband hardware.
  • Experience verifying LDPC/BCH/FEC blocks, framing engines, beamforming logic, or DSP pipelines.
  • Familiarity with formal verification tools and methodologies.
  • Experience with low-power verification, CDC/RDC verification, or reset-domain behavior.
  • Knowledge of high-speed interface verification and hardware/software interactions.

Base Pay Range for:

CA applicants is $230,398.00 - $322,556.85 WA applicants is $230,398.00 - $322,556.85

Other site ranges may differ

Culture Statement

Don’t meet all desired requirements? Studies have shown that some people are less likely to apply to jobs unless they meet every single desired qualification. At Blue Origin, we are dedicated to building an authentic workplace, so if you’re excited about this role but your past experience doesn’t align perfectly with every desired qualification in the job description, we encourage you to apply anyway. You may be just the right candidate for this or other roles.

Benefits

  • Benefits include:  Medical, dental, vision, basic and supplemental life insurance, paid parental leave, short and long-term disability, 401(k) with a company match of up to 5%, and an Education Support Program.

  • Stock Options for all regular employees (working at least 20 hours/week)

  • Paid Time Off:  Up to four (4) weeks per year based on weekly scheduled hours, and up to 14 company-paid holidays.

  • Dependent on role type and job level, employees may be eligible for benefits and bonuses based on the company's intent to reward individual contributions and enable them to share in the company's results, or other factors at the company's sole discretion. Bonus amounts and eligibility are not guaranteed and subject to change and cancellation. Please check with your recruiter for more details.

About Blue Origin

Blue Origin is an aerospace company that develops rockets and spacecraft for commercial and government customers. The company's products include the New Shepard suborbital vehicle and the New Glenn orbital rocket. Blue Origin was founded in 2000 by Jeff Bezos and is headquartered in Kent, Washington.
Learn more about Blue Origin
Size
3,000 employees
Industry
Founded
2000

Similar Jobs

More Jobs at Blue Origin

More Aerospace & Defense Jobs

Find similar Senior ASIC Design Verification Engineer - Terawave jobs: