Principal RFIC Design Engineer

Oso Semiconductor

$150K — $180K *
Telecommunications & Hardware
Less than 5 years of experience
Job Overview by Ladders

Qualifications

  • MS + 5 years or PhD + 2 years in Electrical Engineering focused on RF/mmWave IC design.
  • Expert in designing at least two types of mmWave circuits like PA, LNA, or phase shifter.
  • Proficient in Cadence EDA tools and EM simulation software.
  • Experience with a complete tapeout process from schematic to characterization.
  • Strong grasp of mmWave transmission line theory and passive design.
  • Track record of published research or launched products in circuit design.

Responsibilities

  • Design mmWave front-end circuit blocks including PAs and LNAs in advanced CMOS or SOI.
  • Perform transistor-level designs and simulations with Cadence Virtuoso.
  • Conduct IC layout and ensure DRC/LVS-clean designs for mmWave frequencies.
  • Validate performance through post-layout extraction and EM simulations.
  • Collaborate on architectures for multi-channel beamformer ICs.
  • Support silicon bring-up and characterizing fabricated chips.
  • Mentor junior designers and foster a culture of technical excellence.

Benefits

  • Equity options with a 4-year vesting schedule.
  • Comprehensive health coverage including medical, dental, and vision.
  • Hybrid work schedule, with in-office days Monday through Wednesday.
  • Unlimited paid time off (PTO).
  • 401(k) plan with employer match.
  • Regular team events and celebrations to encourage a strong culture.
  • Company-paid life insurance policy.
  • Options for flexible spending and health savings accounts (FSA & HSA).
  • Commuter benefits to offset transit and parking costs.
Full Job Description
The Role

We're looking for a Principal RFIC Design Engineer to join the core design team. You'll design, simulate, and validate mmWave front-end circuit blocks for our next-generation beamformer chips-including LNAs, PAs, phase shifters, VGAs, and complete transceiver signal chains.

This is a senior technical role with significant design ownership. You'll work directly with the founding engineers, contribute to architecture decisions, and see your designs go from schematic to silicon to customer products.

Responsibilities
  • Design mmWave front-end circuit blocks (PAs, LNAs, phase shifters, VGAs, mixers) in advanced CMOS or RFSOI (SiGe and III-V processes are a plus).
  • Perform transistor-level schematic design, simulation, and optimization using Cadence Virtuoso (Spectre, ADE).
  • Conduct full-custom IC layout or direct layout engineers, ensuring DRC/LVS-clean designs at mmWave frequencies.
  • Perform post-layout extraction and EM simulation (Ansys HFSS, EMX, ADS Momentum) to validate performance through parasitics.
  • Collaborate on chip-level architecture and system partitioning for multi-channel beamformer ICs.
  • Support silicon bring-up, bench characterization, and debugging of fabricated chips.
  • Contribute to tapeout preparation, design reviews, and documentation.
  • Mentor junior RFIC designers and contribute to a culture of technical excellence.

Required Qualifications
  • MS + 5 years industry experience or PhD + 2 years industry experience in Electrical Engineering with a focus on RF/mmWave IC design.
  • Demonstrated expertise in at least two of: PA, LNA, phase shifter, VGA, mixer, or frequency multiplier design at mmWave frequencies.
  • Expert proficiency with Cadence EDA suite (Virtuoso, ADE, and Layout) and EM simulation tools (Ansys HFSS, EMX, or ADS Momentum).
  • Experience with at least one full tapeout cycle: schematic to layout to fabrication to bring-up to characterization.
  • Strong understanding of mmWave transmission line theory, matching networks, and on-chip passive design.
  • Track record of published work or shipped products demonstrating circuit design excellence.

Preferred Qualifications
  • Experience with phased array or multi-channel beamformer IC design.
  • Background in SATCOM, 5G NR FR2, or automotive radar mmWave applications.
  • Experience in SOI nodes with high resistivity substrates.
  • Familiar with system-level RF specs: EVM, P1dB, noise figure, IP3, EIRP, and G/T.
  • Experience in a startup or small-team environment with high design ownership.
  • Strong communication skills and ability to present design tradeoffs clearly.

What We Offer
  • Equity: Stock option grant with 4-year vesting and 1-year cliff.
  • Medical, Dental & Vision: Comprehensive health coverage with employer-sponsored medical, dental, and vision plans.
  • Hybrid Schedule: Monday-Wednesday in office.
  • Time Off: Unlimited PTO.
  • 401(k): Employer-matched retirement plan.
  • Team Culture: Regular team lunches, events, and celebrations.
  • Life Insurance: Company-paid life insurance.
  • FSA & HSA: Flexible spending and health savings account options available.
  • Commuter Benefits: Pre-tax transit and parking benefits.


Similar Jobs

More Jobs at Oso Semiconductor

More Telecommunications & Hardware Jobs

Find similar Principal RFIC Design Engineer jobs: