Principal PLL Design Engineer

Celero Communications, Inc.

• $150K — $180K *
Information Technology
5 - 7 years of experience

Similar Jobs

  • Broadcom
    ASIC DFT Engineer
    $121K — $195K *
    Broadcom
    San Jose, CA 95123 (SANTA CLARA County)
  • Astranis
    Senior FPGA Engineer
    $175K — $240K *
    Astranis
    San Francisco, CA 94112 (SAN FRANCISCO County)
  • Design Verification Engineer - Internal IP
    $130K — $160K *
    Etched
    San Jose, CA 95123 (SANTA CLARA County)
  • Engineer, Android
    $120K — $175K *
    Notability
    San Francisco, CA 94112 (SAN FRANCISCO County)
  • ASIC Architect
    $160K — $190K *
    Etched
    San Jose, CA 95123 (SANTA CLARA County)
  • DFA Engineer
    $85K — $120K *
    Sierra Circuits, Inc.
    San Jose, CA 95123 (SANTA CLARA County)

More Information Technology Jobs

* Ladders Estimates