Blue Origin

Principal Modem PHY IP Design Verification Engineer - Terawave

Blue Origin$269K — $376K *
Telecommunications & Hardware
8 - 10 years of experience
Job Overview by Ladders

Qualifications

  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or related technical field.
  • 10+ years of experience in digital design verification, ASIC/SoC verification, or modem/baseband verification.
  • Strong experience with SystemVerilog and modern verification methodologies such as UVM.
  • Experience developing verification environments for complex DSP, modem, or communications IP.
  • Familiarity with modem PHY areas including OFDM, synchronization, channel estimation, FEC, and MIMO.
  • Experience with scripting and automation using Python, Perl, shell, or similar tools.
  • Strong debugging and problem-solving skills across RTL, testbench, and model correlation issues.

Responsibilities

  • Develop and execute verification strategy and plans for modem PHY IP and subsystem-level integration.
  • Build and maintain block-level and subsystem-level verification environments for PHY IP using industry-standard methodologies.
  • Create testbenches, stimulus, checkers, scoreboards, assertions, and coverage models to verify modem PHY functionality.
  • Verify key PHY IP functions including modulation, timing synchronization, channel estimation, and FEC integration.
  • Collaborate with PHY algorithm and architecture teams to correlate RTL behavior against reference models.
  • Define and track coverage metrics to ensure verification completeness and quality.
  • Contribute to regression automation, CI flows, and verification infrastructure improvements.

Benefits

  • Collaborative work environment with close interaction among design and architecture teams.
  • Opportunity to work on next-generation wireless ASIC platforms and cutting-edge technologies.
  • Potential for involvement in diverse projects, including mmWave and 5G systems.
  • Support for professional growth and development opportunities within the company.
Full Job Description

Application close date:

Applications will be accepted on an ongoing basis until the requisition is closed.

We are seeking aPrincipal Modem PHY IP Design Verification Engineerto lead and execute verification of advanced modem PHY IP for theTerawaveprogram. This role is responsible for developing robust verification strategies, building scalable verification environments, and ensuring high-quality modem PHY IP delivery for next-generation wireless ASIC platforms.

The ideal candidate combines strong digital design verification skills with a solid understanding of modem PHY and DSP systems. This engineer will work closely with PHY architects, RTL designers, systems engineers, firmware, FPGA, and validation teams to verify functionality, performance, and integration of modem PHY IP across simulation, emulation, prototyping, and silicon bring-up phases.

Responsibilities

Develop and executeverification strategy and plansfor modem PHY IP and subsystem-level integration.

Build and maintainblock-level and subsystem-level verification environmentsfor PHY IP using industry-standard methodologies.

Create testbenches, stimulus, checkers, scoreboards, assertions, and coverage models to verify modem PHY functionality and corner cases.

Verify key PHY IP functions such as:

o modulation and demodulation

o timing and frequency synchronization

o channel estimation and equalization

o MIMO / beamforming support

o FEC integration

o control, configuration, and status interfaces

o impairment handling and recovery behavior

Collaborate with PHY algorithm and architecture teams to correlate RTL behavior against floating-point, fixed-point, or bit-accurate reference models.

Define and trackfunctional, code, assertion, and scenario coverageto ensureverification completeness.

Develop constrained-random and directed test strategies for feature, stress, and corner-case validation.

Identify, debug, and root-cause design and integration issues in collaboration with RTL and architecture teams.

Support verification of performance-sensitive designs with attention to throughput, latency, buffering, and protocol timing behavior.

Contribute to regression automation, CI flows, and verification infrastructure improvements.

Support subsystem integration, FPGA prototyping, emulation, and post-silicon debug as needed.

Document verification plans, test results, coverage status, and quality metrics.

Work effectively with internal engineering teams and external design service partners to drive verification closure.

Minimum Qualifications

Bachelors degree in Electrical Engineering, Computer Engineering, Computer Science, or related technical field.

10+ years of experience in digital design verification, ASIC/SoC verification, or modem/baseband verification.

Strong experience withSystemVerilogand modern verification methodologies such asUVM.

Experience developing verification environments for complex DSP, modem, or communications IP.

Familiarity with one or more of the followingmodemPHY areas:

o OFDM and/or single-carrier systems

o synchronization

o channel estimation and equalization

o FEC such as LDPC, Polar, Turbo, or BCH

o MIMO / beamforming

o fixed-point and quantized signal processing

Experience with scripting and automation usingPython, Perl, shell, or similar tools.

Strong debugging and problem-solving skills across RTL, testbench, and model correlation issues.

Ability to work closely with design, architecture, and systems teams in a fast-paced development environment.

Preferred Qualifications

Masters degree in Electrical Engineering, Computer Engineering, Signal Processing, Communications, or related field.

Experience verifying modem PHY or baseband IP for:

o mmWave/ sub-THz / Terahertz systems

o satellite or space communications

o 5G/6G systems

o high-throughput wirelessbackhaulor mesh systems

Experience withMATLAB, C/C++, or Python-based reference modelsfor algorithm correlation.

Familiarity with assertions, formal verification, lint, CDC, RDC, and low-power verification methodologies.

Experience with emulation, FPGA prototyping, and post-silicon validation/debug.

Knowledge of RF/system impairments and their impact on modem PHY behavior, including phase noise, frequency offset, nonlinearities, and channel effects.

Experience working with external IP vendors or design service partners.

Ability to operate effectively in an ambiguous, fast-moving development environment.


Base Pay Range for:

CA applicants is $269,175.00 - $376,843.95

Other site ranges may differ


Culture Statement

Dont meet all desired requirements? Studies have shown that some people are less likely to apply to jobs unless they meet every single desired qualification. At Blue Origin, we are dedicated to building an authentic workplace, so if youre excited about this role but your past experience doesnt align perfectly with every desired qualification in the job description, we encourage you to apply anyway. You may be just the right candidate for this or other roles.


About Blue Origin

Blue Origin is an aerospace company that develops rockets and spacecraft for commercial and government customers. The company's products include the New Shepard suborbital vehicle and the New Glenn orbital rocket. Blue Origin was founded in 2000 by Jeff Bezos and is headquartered in Kent, Washington.
Learn more about Blue Origin
Size
3,000 employees
Industry
Founded
2000

Similar Jobs

More Jobs at Blue Origin

More Telecommunications & Hardware Jobs

Find similar Principal Modem PHY IP Design Verification Engineer - Terawave jobs: