As a Physical Verification Engineer, you will be a key technical contributor within the Heterogeneous Integration Group (HIG), responsible for defining, executing, and driving sign-off quality physical verification flows for next-generation HBM logic die and memory-centric SoCs. You will work across physical design, design rule development, EDA tool teams, foundry interfaces, and product engineering teams to deliver industry-leading, tape-out-ready silicon under aggressive schedule, quality, and reliability constraints. This role combines full-chip physical verification ownership - including DRC, LVS, ERC, and DFM - with deep collaboration across implementation and silicon bring-up, ensuring design integrity from layout through first silicon.

Responsibilities will include, but are not limited to:

• Lead end-to-end physical verification sign-off for full-chip and hierarchical designs, including Design Rule Check (DRC), Layout Versus Schematic (LVS), Electrical Rule Check (ERC), Physical Electrical Rule Check (PERC), antenna checking, and Design for Manufacturability (DFM).
• Execute and debug foundry-qualified rule decks, manage waivers, and drive clean closure while ensuring compliance with advanced-node foundry requirements.
• Perform reliability verification across multiple power domains, including electrostatic discharge (ESD), latch-up, electromigration, floating nets, and connectivity checks.
• Run density, metal fill, and chemical mechanical polishing (CMP) checks to ensure yield-aware manufacturability at 3 nanometer and below.
• Perform parasitic resistance-capacitance (RC) extraction and support correlation of physical verification results with post-silicon measurements.
• Develop, maintain, and optimize physical verification flows, automation, and regression infrastructure using Python, Tcl, Perl, or similar scripting languages.
• Drive adoption of machine learning (ML) and artificial intelligence (AI)-based physical verification and power-performance-area (PPA) optimization tools.
• Partner with physical design, custom layout, computer-aided design (CAD), register-transfer level (RTL), product engineering, EDA, and foundry teams, including direct interface with TSMC, from design kick-off through tape-out readiness and sign-off decision gates.
• Leveraging AI to develop AI assisted development workflows.

Minimum Qualifications:

• Experience with full-chip or block-level physical verification for advanced-node system-on-chip, memory, or heterogeneous integration designs.
• Experience in physical verification methodologies, including DRC, LVS, ERC, PERC, DFM, antenna, and reliability sign-off.
• Experience using industry physical verification tools such as Calibre, IC Validator (ICV), Pegasus, or similar, including rule deck development or customization.
• Working knowledge of full RTL-to-GDS implementation flows, including place-and-route, extraction, and their impact on physical verification outcomes.
• Ability to drive verification closure through strong cross-functional communication in a global engineering environment.
• Proficiency with leveraging AI and AI-enabled development workflows.

Preferred Qualifications:

• Experience with high-bandwidth memory (HBM), DRAM, or memory-centric system-on-chip physical verification, including multi-die, chiplet, or 2.5D/3D integration.
• Background in GPU, CPU, or high-performance accelerator physical implementation at advanced process nodes with aggressive sign-off and tape-out schedules.
• Familiarity with foundry design rule documents, front-end-of-line (FEOL) and back-end-of-line (BEOL) rules, and advanced design for manufacturability best practices.
• Exposure to post-silicon failure analysis, yield learning, or layout-based debug with correlation between physical verification results and silicon behavior.
• Master's or PhD in Electrical Engineering, Computer Engineering, or a related field, or equivalent practical experience, with 2 or more years of relevant industry experience.

The US base salary range that Micron Technology estimates it could pay for this full-time position is:

$97,000.00 - $205,000.00 a year

Additional compensation may include benefits, bonuses and equity.
Our salary ranges are determined by role, level, and location. The range displayed on each job posting reflects the minimum and maximum target base pay for new hire salaries of the position across all US locations. Within the range, individual pay is determined by work location and additional job-related factors, including knowledge, skills, experience, tenure and relevant education or training. The pay scale is subject to change depending on business needs. Your recruiter can share more about the specific salary range for your preferred location during the hiring process.

Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits.

As a world leader in the semiconductor industry, Micron is dedicated to your personal wellbeing and professional growth. Micron benefits are designed to help you stay well, provide peace of mind and help you prepare for the future. We offer a choice of medical, dental and vision plans in all locations enabling team members to select the plans that best meet their family healthcare needs and budget. Micron also provides benefit programs that help protect your income if you are unable to work due to illness or injury, and paid family leave. Additionally, Micron benefits include a robust paid time-off program and paid holidays. For additional information regarding the Benefit programs available, please see the Benefits Guide posted on micron.com/careers/benefits.