B.S. or M.S. in Electrical Engineering, Computer Engineering, or related field.
10+ years of experience in ASIC/SoC verification.
Solid understanding of SystemVerilog, digital logic, RTL design, and DFT.
Proficiency with simulation tools (VCS, Xcelium, Questa) and waveform debugging (Verdi, SimVision).
Experience with UVM-based testbench development and functional coverage analysis.
Familiarity with scripting languages (Python, Perl, TCL) and CI/CD automation.
Understanding of post-silicon validation planning and execution.
Responsibilities
Develop and execute verification plans across various levels of design.
Build advanced SystemVerilog/UVM test benches for rigorous validation.
Integrate formal verification and write SystemVerilog Assertions (SVA).
Drive both constrained-random and directed testing strategies.
Collaborate closely with RTL designers to diagnose and resolve issues.
Ensure comprehensive coverage metrics for design sign-off.
Manage regression testing and CI pipelines for efficiency.
Benefits
Comprehensive benefits package including medical/dental/vision coverage and life insurance.
Paid parental leave and paid time off.
Opportunity to work on cutting-edge custom silicon designs.
Full Job Description
The Role
We are seeking a Principal ASIC Design Verification Engineer whose role will be to verify the functionality, performance, and robustness of our custom silicon designs. You will help define the verification approach, contribute to methodology, and work closely with architecture, RTL design, DFT, firmware, physical design, and silicon validation engineers. This is a hands-on role with high ownership, deep technical engagement, and the opportunity to shape first-generation silicon.
Responsibilities
Develop and execute verification plans for block-level, subsystem-level, and full-chip environments.
Build SystemVerilog/UVM test benches, including agents, monitors, scoreboards, checkers, and coverage models.
Write SystemVerilog Assertions (SVA) and integrate formal verification where appropriate.
Drive constrained-random and directed testing strategies to validate functionality, corner cases, and stress scenarios.
Run simulations, triage failures, drive root-cause analysis, and collaborate with RTL designers to resolve issues.
Implement and maintain functional coverage, code coverage, assertion coverage, and ensure coverage closure for sign-off.
Manage regression testing, simulation farms, and CI pipelines to ensure high test throughput and fast debug iterations.
Participate in design reviews, microarchitecture discussions, and influence design-for-verification (DFV) best practices.
Work closely with architecture, RTL design, DFT, firmware, physical design, and silicon validation engineers to ensure end-to-end coverage and test.
Support silicon bring-up and post-silicon validation through test reuse, diagnostics, and debug analysis.
Participate in ASIC team interviews.
Drive advancement of DV methodologies and improvements.
Manage external IP providers and verification partners when needed.
Take lead on large and/or complex systems.
Qualifications
B.S. or M.S. in Electrical Engineering, Computer Engineering, or related field.
10+ years of experience in ASIC/SoC verification.
Solid understanding of SystemVerilog, digital logic, RTL design, DFT, and hardware design and verification flows.
Proficiency with several simulation (VCS, Xcelium, Questa), waveform debug (Verdi, SimVision), coverage tools, and scripting languages (ex: Python, Perl, TCL).
Experience with test planning, UVM-based testbench development, constrained-random testing, functional coverage, and SystemVerilog assertions.
Experience with regression management, coverage analysis, revision control (ex: Git), CI/CD automation, and gate-level simulation.
Experience with developing and integrating reference models.
Experience with embedded processor-based designs and firmware/bare metal coding (ex: C, C++).
Understanding of many industry-standard interfaces (ex: APB/AHB/AXI).
Involvement in post-silicon validation planning and execution.
Nice to Have
Experience with low power verification.
Experience with analog behavioral models.
Familiarity with physical design flows.
Experience working in cross-functional, geographically distributed teams.
Experience in space, telecom, or RF/digital mixed systems is a plus.
Compensation and Benefits:
Base salary range for this role is $190,000 - $285,000 + equity in the company
Salary will be based on several factors including, but not limited to: knowledge and skills, education, and experience level
Comprehensive benefits package including paid time off, medical/dental/vision/ coverage, life insurance, paid parental leave, and many other perks
If you don't meet 100% of the preferred skills and experience, we encourage you to still apply! Building a spacecraft unlike any other requires a team unlike any other and non-traditional career twists and turns are encouraged!
