BS/MS/PhD in EE/ECE/CE/CS with 5+ years of experience in advanced DFx/DFT for complex ASIC/SoC designs.
Fluency in Verilog RTL for DFT logic and familiarity with SystemVerilog/UVM.
Hands-on experience with ATPG and DFx insertion tools, including various fault models.
Strong debug and problem-solving skills across design hierarchies.
Ability to collaborate effectively with design, PD, verification, and test teams.
Responsibilities
Implement and integrate DFT features into RTL from early design through tapeout across multiple IPs.
Own ATPG, test coverage analysis, and gate-level simulation to maintain high-quality test coverage.
Plan, implement, and verify MBIST, collaborating with Test Engineering on test planning and debug.
Develop and refine DFx flows and methodologies that balance coverage, test cost, and design intrusiveness.
Benefits
Hybrid work model based in Santa Clara, CA, Austin, TX, or Fort Collins, CO.
Opportunity to work on industry-leading AI/ML architectures.
Exposure to high-performance chip design with aggressive performance and power targets.
Collaboration with a senior, cross-functional ASIC team for first-pass silicon success.
Full Job Description
The role is Design for Test (DFT) for high-performance designs going into industry leading AI/ML architectures. The person coming into this role will be involved in all implementation aspects from RTL to tapeout for various IPs on the chip. High level challenges include reducing test cost while attaining high coverage, and facilitating debug and yield learnings while minimizing design intrusions. The work is done collaboratively with a group of highly experienced engineers across various domains of the ASIC.
This role is hybrid, based out of Santa Clara, CA or Austin, TX or Fort Collins, CO.
We welcome candidates at various experience levels for this role. During the interview process, candidates will be assessed for the appropriate level, and offers will align with that level, which may differ from the one in this posting.
Who You Are
You have a BS/MS/PhD in EE/ECE/CE/CS with 5+ years of industry experience in advanced DFx/DFT for complex ASIC/SoC designs.
You are fluent in Verilog RTL for DFT logic (lock-up latches, clock gates, scan anchors) and comfortable with SystemVerilog/UVM.
You have hands-on experience with ATPG and DFx insertion tools, fault models (Stuck-at, Transition, Path Delay, IDDQ, Cell-Aware), and low-power design flows.
You bring strong debug and problem-solving skills across design hierarchies and collaborate effectively with design, PD, verification, and test teams.
What We Need
Implement and integrate DFT features (scan, JTAG, compression, ASST, MBIST) into RTL from early design through tapeout across multiple IPs.
Own ATPG, test coverage analysis, and gate-level simulation (e.g., with Synopsys VCS/Verdi) to achieve and maintain high-quality test coverage.
Plan, implement, and verify MBIST, and work closely with Test Engineering on test planning, pattern delivery, and debug.
Develop and refine DFx flows and methodology that integrate cleanly with front-end and physical design flows, balancing coverage, test cost, and design intrusiveness.
What You Will Learn
How to drive DFT for industry-leading AI/ML architectures, working on high-performance chips with aggressive performance and power targets.
Practical strategies to reduce test cost while maintaining coverage, and to design DFT hooks that accelerate silicon bring-up and yield learning.
How to minimize DFT intrusions while integrating cleanly with RTL, verification, physical design, and production test flows.
How a senior, cross-functional ASIC team collaborates across design, PD, verification, and manufacturing to achieve first-pass silicon success on advanced nodes.
Compensation for all engineers at Tenstorrent ranges from $100k - $500k including base and variable compensation targets. Experience, skills, education, background and location all impact the actual offer made.
Tenstorrent offers a highly competitive compensation package and benefits
About Tenstorrent
Tenstorrent is a semiconductor company that designs and develops computer processors for artificial intelligence and machine learning applications. The company's processors are designed to be energy-efficient and scalable, and are used by a range of businesses, from small startups to large enterprises. Tenstorrent was founded in 2016 and is headquartered in Toronto, Ontario.
