Samsung

Staff Engineer, PCIe PHY/Link Analysis

Samsung$163K — $253K *
Telecommunications & Hardware
5 - 7 years of experience
Job Overview by Ladders

Qualifications

  • BS/MS in Computer/Electrical/Electronic Engineering or Computer Science
  • 8+ years of experience for BS or 5+ years for MS in relevant fields
  • Deep expertise in the PCIe protocol stack
  • Strong hands-on knowledge of link training and equalization
  • Experience in C/C++ for embedded systems
  • Familiarity with PCIe protocol analyzers and debugging tools
  • Ability to collaborate in multi-functional teams

Responsibilities

  • Understand and collaborate on PCIe protocol stack implementation
  • Own link training, configuration spaces, and device bring-up
  • Analyze and validate transaction layer handling and data integrity
  • Debug PHY, Link, and Transport layer issues on NVMe SSDs
  • Support industry compliance tests at PCI-SIG events
  • Provide onsite field support for PHY/Link tasks
  • Travel up to 25% for business purposes

Benefits

  • Medical/Dental/Vision/401k benefits
  • Charitable giving match and community involvement opportunities
  • 4+ weeks of paid time off, plus holidays and sick leave
  • Support for family-related expenses like fertility care and adoption
  • Access to emotional wellness apps and confidential therapy
  • Onsite café and gym, plus virtual wellness classes
  • Flexible work environment to support work-life balance
Full Job Description
Please Note:

To provide the best candidate experience amidst our high application volumes, each candidate is limited to 10 applications across all open jobs within a 6-month period.

At the Technology Enabling Development Lab (TED), our core development focus is the host interface firmware layer that sits in the intersection of system software and flash management firmware. This key host interface firmware technology drives Samsung's breakthrough V-NAND technology and enables our customers to power performance-oriented, demanding, enterprise-class applications ranging from hyper-scale data centers, to big data processing, to software defined virtualized storage arrays and infrastructures.

We are looking for a dynamic, self-motivated engineer to develop and support our cutting-edge Enterprise and Data Center SSD products. The ideal candidate will possess comprehensive expertise across the full PCIe protocol stack - from the Physical Layer (PHY) through the Data Link Layer and up to the Transaction/Transport Layer - with a proven track record in hardware/firmware design, protocol implementation, and complex link bring-up and debugging. This position is based in San Jose, California.

What You'll Do
  • Protocol Stack Analysis: Understand PHY/Link architecture, implementation, and integration of the PCIe protocol stack from the Physical Layer through the Data Link Layer to the Transaction/Transport Layer, in collaboration with internal H/W teams and external vendors.
  • Link Bring-up & Training: Own LTSSM behavior, link training and equalization sequencing, PCIe enumeration, and configuration-space flows during device bring-up.
  • Transaction/Transport Layer: Analyze and validate TLP/DLLP handling, flow control, credit management, ordering rules, ACK/NAK and replay, error handling (AER), and end-to-end data integrity across the stack.
  • Debug & Optimization: Analyze and debug complex PHY, Link, and Transport layer issues during bring-up and sustaining stages of NVMe SSD products, from Gen1 to the latest generation (Gen7), covering protocol (LTSSM / PCIe enumeration) and PCIe feature-related issues.
  • Compliance & Standards: Participate in and support industry PHY/Link compliance tests, including PCI-SIG events.
  • Field Support: Provide onsite support for PHY/Link related tasks at customer sites and labs.
  • Travel: This position requires up to 25% business travel.

What You Bring
  • BS in Computer/Electrical/Electronic Engineering or Computer Science, and 8+ years of relevant experience in hardware or a MS in Computer/Electrical/Electronic Engineering or Computer Science with 5+ years of relevant experience is required.
  • Protocol Expertise: Deep proficiency with the PCIe protocol spanning the entire architecture from the Physical Layer through the Data Link Layer to the Transaction/Transport Layer.
  • Link Layer Mastery: Strong hands-on knowledge of LTSSM, link training/equalization, PCIe enumeration, flow control, replay/retry, and error handling (AER).
  • PHY Awareness: Working knowledge of PHY-layer operation (CDR to Equalizer such as VGA, CTLE, DFE, FFE, DSP, etc ) sufficient to root-cause link issues that cross the PHY/Link boundary.
  • Firmware & Debugging: Solid experience in C/C++ for embedded systems, and expertise with UART/JTAG/ICE debuggers and general firmware debugging techniques.
  • Analysis Tools: Strong experience with PCIe protocol analyzers, logic analyzers, and signal analyzers for link and transaction-level debug.
  • Collaboration: Ability to work effectively within a multi-functional team environment.

Preferred Skills
  • Knowledge on SI/PI for PCIe
  • Extended Protocols: Proficiency in NVMe, CXL, or SAS/SATA protocols is a significant plus.
  • Validation: Experience in both pre-silicon and post-silicon SoC validation.
  • Power Management: Experience with PCIe power management (ASPM, L1 substates) and low-power link states.


#LI-VL1

What We OfferThe pay range below is for all roles at this level across all US locations and functions. Pay within this range varies by work location and may also depend on job-related knowledge, skills, and experience. We also offer incentive opportunities that reward employees based on individual and company performance.

This is in addition to our diverse package of benefits centered around the wellbeing of our employees and their loved ones. In addition to the usual Medical/Dental/Vision/401k, our inclusive rewards plan empowers our people to care for their whole selves. An investment in your future is an investment in ours.

Give Back With a charitable giving match and frequent opportunities to get involved, we take an active role in supporting the community.
Enjoy Time Away You'll start with 4+ weeks of paid time off a year, plus holidays and sick leave, to rest and recharge.
Care for Family Whatever family means to you, we want to support you along the way-including a stipend for fertility care or adoption, medical travel support, and virtual vet care for your fur babies.
Prioritize Emotional Wellness With on-demand apps and free confidential therapy sessions, you'll have support no matter where you are.
Stay Fit Eating well and being active are important parts of a healthy life. Our onsite Café and gym, plus virtual classes, make it easier.
Embrace Flexibility Benefits are best when you have the space to use them. That's why we facilitate a flexible environment so you can find the right balance for you.

Base Pay Range

$163,000-$253,000 USD

About Samsung

Samsung is a South Korean multinational conglomerate that specializes in electronics, appliances, and telecommunications equipment. The company was founded in 1938 and is headquartered in Suwon, South Korea. Samsung is one of the largest electronics companies in the world, with operations in over 80 countries. The company's products include smartphones, TVs, home appliances, and semiconductors. Samsung is committed to sustainability and has implemented several initiatives to reduce its environmental impact, such as using renewable energy and reducing waste. The company is also involved in several philanthropic initiatives, such as supporting education and healthcare programs.
Learn more about Samsung
Size
98,557 employees
Industry
Founded
1970
NASDAQ

Similar Jobs

More Jobs at Samsung

More Telecommunications & Hardware Jobs

Find similar Staff Engineer, PCIe PHY/Link Analysis jobs: