Synopsys Inc

Staff ASIC Design Verification Engineer-17716

Synopsys Inc$100K — $130K *
Information Technology
Less than 5 years of experience
Job Overview by Ladders

Qualifications

  • BSEE or MSEE with 2+ years of digital design/verification experience
  • Proficient in System Verilog/UVM for writing test cases
  • Skilled in debugging complex testbenches and designs
  • Solid understanding of digital circuit design
  • Familiar with scripting languages such as Python or Perl

Responsibilities

  • Verify ASIC RTL designs at chip and block levels
  • Define and track verification test plans
  • Design and write constrained-random System Verilog testbenches using UVM
  • Create and evaluate Functional Coverage
  • Write System Verilog assertions
  • Debug firmware, RTL, and gate-level simulation failures
  • Perform bug tracking using tools like Jira

Benefits

  • Comprehensive range of health and wellness benefits
  • Financial benefits tailored to employee needs
  • Support for continuous training and professional growth
  • Dynamic work environment fostering collaboration and innovation
Full Job Description
Job Description and Requirements You Are: Highly motivated and innovative Staff Digital Verification engineer. Passionate about technology, driven by challenges, and eager to work on cutting-edge High-Bandwidth Memory (HBM) products. You bring a wealth of experience in digital verification, and you are proficient in System Verilog/UVM. You are a proactive problem-solver, capable of working independently and as part of a team, with the ability to network with senior internal and external personnel. Your excellent communication skills enable you to interact effectively with different design groups and customer support teams. You are self-motivated, proactive, and committed to producing high-quality designs while meeting tight deadlines. What You'll Be Doing: • Verify ASIC RTL designs at both chip and block levels • Define and tracking verification test plans • Design and write constrained-random System Verilog testbenches using UVM (Universal Verification Methodology) • Create and examine Functional Coverage • Write System Verilog assertions • Debug Firmware, RTL and gate-level simulation failures • Bug Tracking using Software Tools such as Jira • Code Coverage Analysis The Impact You Will Have: • Drive the development of high-performance, low-power silicon IP solutions • Enable faster time-to-market for differentiated products with reduced risk • Improve the functionality and performance of prototype test-chips through rigorous testing • Support the continuous innovation and technological advancement at Synopsys What You'll Need: • BSEE or MSEE with a minimum of 2+ years of digital design/verification experience • Experience in writing testcases in System Verilog/UVM • Experience in debugging complex testbench and design related issues • Solid understanding of digital circuit design • Familiarity with scripting languages (Python or Perl) • Self-learner, independent, good organization and communication skills Who You Are: • Self-motivated, independent, and resourceful in tackling technical challenges. • Excellent organizational and communication skills, with a collaborative approach to problem-solving. • Adaptable and eager to learn new technologies, with a strong commitment to personal and professional growth. • Detail-oriented, analytical, and dedicated to delivering high-quality results. • Passionate about innovation and contributing to a culture of excellence. The Team You'll Be A Part Of: You will be part of an experienced mixed-signal design and verification team, targeting the next generation of HBM products. Our team is composed of veteran digital and mixed-signal engineers who are committed to delivering high-end mixed-signal designs from specification development to performing functional and performance tests on prototype test-chips. We foster a collaborative and dynamic environment that provides continuous training and professional growth opportunities. Rewards and Benefits: We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process. #LI-DP1

About Synopsys Inc

Synopsys, Inc. is an American electronic design automation company that focuses on silicon design and verification, silicon intellectual property and software security and quality. Products include logic synthesis, behavioral synthesis, place and route, static timing analysis, formal verification, hardware description language (SystemC, SystemVerilog/Verilog, VHDL) simulators, as well as transistor-level circuit simulation. The simulators include development and debugging environments which assist in the design of the logic for chips and computer systems.
Learn more about Synopsys Inc
Size
16,361 employees
Market Cap
$48.6 billion
Industry
Net Income
$722.6 million
Founded
1986
5 Year Trend
+13.3%
Revenue
$3.8 billion
NASDAQ

Similar Jobs

More Jobs at Synopsys Inc

More Information Technology Jobs

Find similar Staff ASIC Design Verification Engineer-17716 jobs: