SoC verification Engineer- UVM

Danta Technologies

$145K *
Information Technology
5 - 7 years of experience
Job Overview by Ladders

Qualifications

  • 6 to 10+ years of hands-on ASIC verification experience in complex digital designs.
  • Expert-level proficiency in SystemVerilog and UVM, with a history of building from scratch.
  • Experience with one or more high-speed protocols: UCIe, PCIe, or Ethernet.
  • Proven background in networking silicon, switches, NICs, or high-performance interconnect ASICs.
  • Strong expertise in waveform analysis, protocol debugging, and regression triage using industry-standard simulators.
  • Solid problem-solving abilities and commitment to collaboration in a customer-facing role.

Responsibilities

  • Take full technical ownership of verifying 4-5 complex design blocks per project for high-quality sign-off.
  • Build and maintain verification components, test sequences, agents, and coverage models from scratch.
  • Execute directed and constrained-random test scenarios and perform rigorous test debugging.
  • Apply advanced knowledge of UCIe, PCIe, and Ethernet protocols to verify architectural features.
  • Interface with customer engineering teams to ensure alignment with top-level testbench infrastructure.
  • Conduct in-depth waveform analysis and regression triage using industry-standard simulators.

Benefits

  • Competitive pay and compensation package.
  • Option to elect healthcare insurance including dental, medical, and vision.
  • Paid time off for major holidays and sick leave as per state law.
Full Job Description
Job Title: SoC verification Engineer- UVM

Location: Remote

Long-term position

Pay rate - $70/hr on W2/Danta Technologies payroll.

Must Requirement : End-to-end UVM experience from scratch (across test bench infra development, debug, scoreboard etc.)

Protocol experience like Ethernet, UCIe, PCIe is a plus but it is not mandatory like the end-to-end UVM expertise.

Key Responsibilities
  • Block-Level Verification Ownership: Take full technical ownership of verifying 4-5 complex design blocks per project, ensuring high-quality verification sign-off.
  • Testbench & Component Development: Build and maintain verification components, test sequences, agents, scoreboards, and functional coverage models from scratch using System Verilog and UVM.
  • Verification Execution: Execute directed and constrained-random test scenarios, perform rigorous test debugging, and drive functional and code coverage closure.
  • Protocol Application: Apply deep working knowledge of advanced industry protocols such as UCIe (Universal Chiplet Interconnect Express) 2.0, PCIe, and Ethernet to verify complex architectural features.
  • Collaboration: Interface smoothly with customer engineering teams and internal project leads, ensuring block-level verification aligns with the customer-owned top-level testbench infrastructure.
  • Debugging & Triage: Perform in-depth waveform analysis, protocol debugging, root-cause analysis, and regression triage using industry-standard simulators.

Required Qualifications & Skills
  • Experience: 6 to 10+ years of relevant hands-on ASIC verification experience in complex digital designs.
  • Methodologies: Expert-level proficiency in SystemVerilog and UVM, with a proven history of developing testbenches, test sequences, agents, and other components from scratch.
  • Protocol Knowledge: Hands-on verification experience with one or more high-speed protocols:
  • UCIe (Universal Chiplet Interconnect Express) 2.0
  • PCIe (Gen 4/5/6)
  • Ethernet (MAC/PCS/PMA layers)
  • Domain Background: Proven track record working on complex networking silicon, Switches, NICs, or high-performance interconnect ASICs.
  • Debugging Skills: Strong expertise in waveform analysis, protocol debugging, root-cause analysis, and regression triage using simulators (Synopsys VCS, Cadence Xcelium, or Mentor Questa).
  • Soft Skills: Strong problem-solving abilities, solid communication skills, and the capability to work autonomously in a collaborative, customer-facing environment.


Benefits: Danta offers a compensation package to all W2 employees that are competitive in the industry. It consists of competitive pay, the option to elect healthcare insurance (Dental, Medical, Vision), Major holidays and Paid sick leave as per state law.

The rate/ Salary range is dependent on numerous factors including Qualification, Experience and Location.

#ZR

Similar Jobs

More Jobs at Danta Technologies

More Information Technology Jobs

Find similar SoC verification Engineer- UVM jobs: