GlobalFoundries

Principal Engineer, PD

GlobalFoundries$153K — $265K *
Telecommunications & Hardware
8 - 10 years of experience
Job Overview by Ladders

Qualifications

  • Bachelor's or Master's in Electrical Engineering, Computer Engineering, or related field.
  • 8+ years of industry experience, including 3+ years in technical leadership roles.
  • Deep hands-on expertise in end-to-end SoC design flows.
  • Strong proficiency with Synopsys, Cadence, or Siemens/Mentor EDA tools.
  • Excellent leadership, project management, and communication skills.
  • Strong analytical mindset with the ability to solve complex timing and power challenges.

Responsibilities

  • Own and drive all phases of backend implementation flow for complex SoCs.
  • Mentor and manage a high-performing team of physical design engineers.
  • Define and deliver ambitious PPA(S) targets through innovation and methodologies.
  • Collaborate with cross-functional teams including DFT, packaging, and IP engineering.
  • Champion the rollout and adoption of next-generation EDA tools and methodologies.
  • Support Environmental, Health, Safety & Security requirements and programs.

Benefits

  • Collaborative work environment with cross-functional teams.
  • Emphasis on continuous learning and industry best practices adoption.
  • Mentoring and leadership development opportunities.
  • Involvement in innovative projects aimed at custom silicon delivery.
  • Opportunity to work with advanced EDA tools and methodologies.
Full Job Description
Title:Principal Engineer, SOC PD

Introduction:

The Principal Engineer, SoC PD leads and mentors engineers towards designing and delivering full chip Physical design. This role drives the creation of custom integrated circuits (ICs) from specifications, derive execution level detail and oversee building a solid re-use methodology, enabling fast turnaround through physical design flows and ensuring project efficiency, quality, and innovation.

Your Job
  • As a leader in Physical Design, you will own and drive all phases of the backend implementation flow for complex SoCs. This includes chip-level partitioning, synthesis, floorplanning, placement, clock-tree synthesis, place-and-route, timing closure, power and noise analysis, IR/EM reliability, and full physical verification.
  • You will mentor and manage a high-performing team of RTL-to-GDSII physical design engineers, setting technical direction, enabling growth, and ensuring world-class execution.
  • You will define and deliver ambitious PPA(S) targets through innovation, scalable methodologies, and robust reuse strategies. Collaboration is central to this role-partner closely with cross-functional teams across DFT, packaging, hardware, program management, IP, and foundry engineering.
  • You will also champion the development, rollout, and adoption of next-generation EDA tools, flows, and methodologies.


Other Responsibilities
  • Perform all activities in a safe and responsible manner and support all Environmental, Health, Safety & Security requirements and programs.


Required Qualifications
  • Bachelor's or Master's in Electrical Engineering, Computer Engineering, or related field.
  • 8+ years of industry experience, including: 3+ years in technical leadership roles
  • Deep hands-on expertise in end-to-end SoC design flows:
    IP integration, IO ring design, floorplanning, multi-voltage power planning, data partitioning, MCMM STA, PV, EM/IR, and reliability sign-off.
  • Strong proficiency with Synopsys, Cadence, or Siemens/Mentor EDA tools.
  • Excellent leadership, project management, and communication skills.
  • Strong analytical mindset with the ability to solve complex timing and power challenges.


Preferred Qualifications
  • Exposure to DFT, AMS integration.
  • Proven track record of delivering custom silicon across diverse application domains.
  • Inspirational leadership style with a passion for mentoring and scaling high-performance teams.
  • Customer-centric, proactive problem solver.
  • Passion for continuous learning and driving adoption of industry best practices.


Expected Salary Range
$153,000.00 - $265,000.00

The exact Salary will be determined based on qualifications, experience and location.

If you need a reasonable accommodation for any part of the employment process, please contact us by email at [email protected] and let us know the nature of your request and your contact information. Requests for accommodation will be considered on a case-by-case basis. Please note that only inquiries concerning a request for reasonable accommodation will be responded to from this email address.

An offer with GlobalFoundries is conditioned upon the successful completion of pre-employment conditions, as applicable, and subject to applicable laws and regulations.

Similar Jobs

More Jobs at GlobalFoundries

More Telecommunications & Hardware Jobs

Find similar Principal Engineer, PD jobs: