Modelling Lead (SystemC / Virtual-Platform Architect)

Lumilens

$130K — $180K *
Telecommunications & Hardware
8 - 10 years of experience
Job Overview by Ladders

Qualifications

  • 8+ years in architecture/performance modeling or virtual-platform development for complex SoCs.
  • Strong SystemC and TLM-2.0; solid modern C++.
  • Experience building or leading a virtual platform/ESL model for pre-silicon bring-up.
  • Familiar with integrating a third-party ISS (e.g., Arm or RISC-V) into a SystemC/TLM platform.
  • Proven judgment in architecture/performance modeling to decide what to abstract versus model accurately.
  • Experience in hardware micro-architecture and embedded software integration.

Responsibilities

  • Build a SystemC/TLM-2.0 virtual platform for firmware pre-RTL execution.
  • Conduct architectural performance modeling and trade studies for throughput and latency.
  • Deliver golden reference models as scoreboards to the verification team.
  • Create behavioral models for analog and control circuits.
  • Collaborate with FE architect and firmware lead to align model, RTL, and firmware views.

Benefits

  • Comprehensive benefits package including health, dental, and vision.
  • Professional development opportunities and certification support.
  • Access to cutting-edge technology and cloud platforms.
  • Collaborative work environment with cross-functional teams.
Full Job Description
About the role. You will build the executable model of the chip before silicon exists. Your architecture models will settle the decisions that are expensive to change late, including datapath latency, throughput, buffer sizing, and control-loop tuning. Your reference models will become the golden checkers the verification team scores against, and the platform will run real firmware months ahead of RTL. This is a founding, critical-path role: the virtual platform is what unblocks the firmware and architecture work in parallel with design.

What You'll Own
  • A SystemC/TLM-2.0 virtual platform - MCU (ISS-backed) + peripherals + memory map + a UCIe transactor + host stub - that firmware runs on pre-RTL.
  • Architecture/performance models: architectural trade studies, end-to-end datapath throughput and latency, FIFO/buffer sizing, design-space/configuration exploration.
  • Golden reference models handed to DV as scoreboards.
  • Behavioral models of the analog and control circuits.
  • Partner with the FE architect and firmware lead to keep model, RTL, and firmware views coherent.

Required
  • 8+ years in architecture/performance modelling or virtual-platform development for complex SoCs.
  • Strong SystemC and TLM-2.0; solid modern C++.
  • Built or led a virtual platform / ESL model that real firmware ran on for pre-silicon bring-up.
  • Integrating a third-party ISS (e.g., Arm or RISC-V) into a SystemC/TLM platform; modelling buses, memory maps, and peripherals.
  • Architecture/performance modelling judgment - knowing what to abstract versus model faithfully.
  • Comfortable spanning hardware micro-architecture and embedded software.

Preferred
  • Familiarity with High-speed serial links and die-to-die / chiplet interconnects, and link-layer concepts such as FEC and equalization (e.g. PCIe, UALink, Ethernet or memory-semantic interconnects like CXL).
  • Experience feeding golden models into a UVM/DV verification flow.
  • Modelling for mixed-signal or optical/SerDes systems, including control-loop / plant modelling.
  • High-throughput datapath modelling.

What We Offer
  • Competitive salary commensurate with experience
  • Comprehensive benefits package including health, dental, and vision
  • Professional development opportunities and certification support
  • Access to cutting-edge technology and cloud platforms
  • Collaborative work environment with cross-functional teams

Similar Jobs

More Jobs at Lumilens

More Telecommunications & Hardware Jobs

Find similar Modelling Lead (SystemC / Virtual-Platform Architect) jobs: