Marvell Technology

Austin Hiring Event - Senior Physical Design Engineer

Marvell Technology$95K — $140K *
Enterprise Technology
Less than 5 years of experience
Job Overview by Ladders

Qualifications

  • Bachelor’s degree in Computer Science, Electrical Engineering or equivalent experience
  • Experience in physical design focusing on block-level PnR for advanced CMOS nodes (7nm, 5nm, or lower)
  • Familiarity with industry-standard EDA tools like Cadence Genus, Innovus, Synopsys Design Compiler, IC Compiler, and Fusion Compiler
  • Knowledge of static timing analysis tools (Tempus, PrimeTime) and EM/IR-Drop/Crosstalk analysis tools (Voltus, PrimeRail)
  • Understanding of physical and formal verification tools (Calibre, LEC, Formality) is advantageous
  • Desire to learn through practical experience with guidance and mentorship
  • Openness to volunteering for new learning opportunities

Responsibilities

  • Collaborate with a global team on physical design and methodology for complex chips
  • Triage workflows by running RTL code through synthesis and PnR tools
  • Analyze performance metrics by conducting timing analysis
  • Verify power grid integrity through EMIR analysis
  • Review completed runs for errors and create optimizations from successful outcomes
  • Ensure compliance with multiple sign-off checks to advance the database

Benefits

  • Employee stock purchase plan with a two-year look back period
  • Family support programs to help balance work and home life
  • Robust mental health resources for emotional well-being
  • Recognition and service awards to celebrate contributions and milestones
  • Comprehensive benefits supporting employees from internships to retirement
Full Job Description

Your Team, Your Impact

Built on decades of expertise and execution, Marvell’s custom Processor/ASIC solution offers a differentiated approach with a best-in-class portfolio of data infrastructure intellectual property (IP) and a wide array of flexible business models. In this unique role, you’ll have the opportunity to work on both the physical design and methodology for future designs of our next-generation, high-performance processor chips in a leading-edge CMOS process technology, targeted at server and networking applications.

What You Can Expect

You will work with a global team on both the physical design of complex chips as well as the methodology to enable an efficient and robust design process. Every day, you’ll be working hands-on to triage workflows, whether you’re running RTL code through synthesis and place and route (PnR) tools to create the physical view of the chip, analyzing performance by running timing analysis, verifying a robust power grid by performing EMIR analysis, etc. There are many sign-off checks that need to happen to verify that the database is ready to move on to the next level, and it’s your responsibility to review completed runs for errors or create optimizations from successful runs.

We are hiring for the Austin, TX office. This is a full-time, on-site role, and employees are expected to work at their designated team location.

What We're Looking For

  • Bachelor’s degree in Computer Science, Electrical Engineering or related fields, or the equivalent work experience that provides knowledge and exposure to theories, principles and concepts

  • Experience in physical design with a focus on block-level PNR for advanced CMOS process nodes (e.g., 7nm, 5nm, or below)

  • Working experience with industry-standard EDA tools for physical design, including Cadence Genus and Innovus, and Synopsys Design Compier, IC Compiler and Fusion Compiler

  • Working knowledge of static timing analysis tools such as Tempus or PrimeTime and EM/IR-Drop/Crosstalk analysis tools like Voltus or PrimeRail is advantageous

  • Working knowledge of physical verification and formal verification tools (e.g., Calibre, LEC, Formality) is advantageous

  • Enjoy learning by doing the work and having access to guides and a mentor

  • Be willing to raise your hand and volunteer for learning opportunities you may not have experienced before

    Expected Base Pay Range (USD)

    95,200 - 140,860, $ per annum

    The successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions.

    Additional Compensation and Benefit Elements

    Marvell is committed to providing exceptional, comprehensive benefits that support our employees at every stage - from internship to retirement and through life’s most important moments. Our offerings are built around four key pillars: financial well-being, family support, mental and physical health, and recognition. Highlights include an employee stock purchase plan with a 2-year look back, family support programs to help balance work and home life, robust mental health resources to prioritize emotional well-being, and a recognition and service awards to celebrate contributions and milestones. We look forward to sharing more with you during the interview process.

    Interview Integrity 

    To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews.

    These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process.

    This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment.

    #LI-TT1

    About Marvell Technology

    Marvell Technology is a semiconductor company that designs and develops analog, mixed-signal, and digital signal processing integrated circuits. The company's product portfolio includes processors, connectivity, storage, and security solutions. Marvell's customers operate in various industries, including data center, enterprise, automotive, industrial, and consumer electronics. The company was founded in 1995 and is headquartered in Santa Clara, California.
    Learn more about Marvell Technology
    Size
    6,729 employees
    Market Cap
    $30.6 billion
    Industry
    Net Income
    -$277.3 million
    Founded
    2013
    5 Year Trend
    +14.2%
    Revenue
    $2.9 billion
    NASDAQ

    Similar Jobs

    More Jobs at Marvell Technology

    More Enterprise Technology Jobs

    Find similar Austin Hiring Event - Senior Physical Design Engineer jobs: