Meta is hiring an ASIC Design Verification Engineer within the Infrastructure Silicon organization. We are looking for individuals with experience in Design Verification to build IP and System on Chip (SoC) solutions for data center applications. In this role, you will work alongside experienced engineers focused on developing advanced ASIC solutions that power Meta's data center infrastructure. You will own verification closure for design modules or sub-systems, spanning test planning, UVM-based testbench development, and coverage closure. In addition to simulation-based verification, you will leverage formal verification and emulation methodologies to achieve bug-free silicon. This role offers meaningful opportunities to collaborate with full-stack software, hardware, ASIC design, emulation, and post-silicon validation teams toward first-pass silicon success.

Responsibilities

Define and implement block, IP, and SoC-level verification plans to enable comprehensive functional coverage across design hierarchies
• Develop and maintain UVM-based testbenches and functional test sequences aligned to the verification test plan
• Drive verification closure using defined metrics including functional coverage, code coverage, and assertion coverage
• Debug and root-cause functional failures in RTL designs, partnering closely with the ASIC design team to resolve issues
• Apply formal verification and emulation techniques to complement simulation-based approaches and improve verification efficiency
• Collaborate with design, architecture, and post-silicon validation teams to align on verification goals and ensure design quality
• Develop reusable verification infrastructure components including scoreboards, monitors, and coverage models
• Contribute to scripting and automation flows using Python, TCL, or Shell to improve verification productivity and regression management
• Participate in design reviews and verification planning discussions to identify potential design risks early in the development cycle

Minimum Qualifications
• Currently has, or is in the process of obtaining a Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience. Degree must be completed prior to joining Meta
• 2+ years of hands-on experience in SystemVerilog and UVM-based verification methodology or C/C++ based hardware verification
• 2+ years of experience in block, IP, sub-system, or SoC-level verification using SystemVerilog UVM or OVM methodologies
• Experience with EDA simulation tools and scripting languages such as Python, TCL, Perl, or Shell for building verification environments and flows
• Experience debugging RTL functional failures and performing root-cause analysis in a simulation or emulation environment

Preferred Qualifications
• Experience with Emulation platform usage for Pre-Si verification
• Experience verifying ARM or RISC-V based sub-systems or SoCs, or data center application designs such as AI/ML accelerators, networking, or video processing ASICs
• Experience with IP or integration verification of high-speed interfaces such as PCIe, DDR, or Ethernet
• Experience developing UVM-based verification environments from scratch, including environment architecture, sequencers, and coverage models
• Experience with Chip Debug Logic, Telemetry and/or RAS