Senior Systems Engineer - FPGA & DSP

ThinKom Solutions, Inc

$120K — $160K *
Aerospace & Defense
5 - 7 years of experience
Job Overview by Ladders

Qualifications

  • MS or BS in Electrical Engineering, Computer Engineering, or related field.
  • 5+ years of FPGA development experience with a focus on signal processing and high-speed I/O.
  • Expertise in Xilinx HLS (Vivado/Vitis) and performance-critical C++ for FPGA synthesis.
  • Experience with coherent combining and beamforming techniques.
  • Strong understanding of VITA 49 standards and metadata handling.
  • Familiarity with Software-Defined Radio (SDR) and Xilinx RFSoC is a plus.
  • Proficient in VHDL/Verilog, high-bandwidth protocols, and digital signal processing fundamentals.

Responsibilities

  • Develop coherent combining and beamforming modules using C++ and Xilinx HLS.
  • Capture requirements and define VHDL detailed designs for implementation.
  • Implement VITA 49-compliant data packetization for RF data distribution.
  • Design and fine-tune DSP blocks for real-time processing requirements.
  • Ensure signal integrity and minimize latency across multi-channel systems.
  • Use Vivado for synthesis, simulation, and debugging processes.
  • Create testbenches in C++/System Verilog/Python for validation.

Benefits

  • Medical, Dental, and Vision insurance.
  • Disability and Life Insurance.
  • 401k Matching of 4%.
  • Paid Time Off (PTO) and paid Holidays.
  • Bonus Plan.
Full Job Description
Job Summary

The Senior Systems Engineer - FPGA & DSP specializes in coherent RF signal combining and beam forming. This position is responsible for being the technical lead to architect, design, and develop robust FPGA-based solutions within a C++/Xilinx HLS environment. This position creates and optimizes high-bandwidth RF architectures and turning theoretical digital signal processing into efficient silicon reality.

Essential Job Duties and Responsibilities
  • Develop coherent combining and beamforming modules using C++ and Xilinx HLS, ensuring precise phase alignment and time delay across multiple channels.
  • Requirements capturing, design definition & implementation of VHDL detailed designs.
  • Implement VITA 49-compliant data packetization for high-speed IF or RF data distribution.
  • Design and fine-tune DSP blocks (e.g., FFT, filtering, NCO, cross-correlation) to meet stringent real-time and resource utilization requirements.
  • Work closely with cross-functional teams to ensure signal integrity and minimize latency in large-scale, multi-channel systems.
  • Use Vivado (or Vitis) for synthesis, simulation, timing closure, and debug.
  • Create testbenches in C++/System Verilog/Python to validate functional correctness and phase coherence across all channels.
  • Provide guidance to junior engineers, reviewing design approaches and ensuring best practices for coherent signal processing.
  • Collaborate with firmware, software, and hardware teams to define project requirements and deliver high-quality solutions on schedule.
  • Other duties as assigned.


Skills and/or Experience Needed
  • MS or BS in Electrical Engineering, Computer Engineering, or related field, or related engineering field.
  • 5+ years of professional experience in FPGA development, specifically in signal processing and high-speed I/O.
  • Proven expertise with Xilinx HLS (Vivado / Vitis) and writing performance-critical C++ for FPGA synthesis.
  • Hands-on experience with coherent combining, beamforming, or similar multi-channel synchronization techniques.
  • Strong knowledge of VITA 49, including metadata handling and packet-based transport of digitized signals.
  • Knowledge of Software-Defined Radio (SDR) is a plus.
  • Experience with Xilinx RFSoC is a plus.
  • Proficiency in VHDL/Verilog and FPGA design methodologies.
  • Experience with Vivado Design Suite and Xilinx SDK.
  • Familiarity with high-bandwidth networking protocols (Ethernet up to 100Gb, PCIe, or similar).
  • Solid grasp of digital signal processing fundamentals (filters, FFTs, channelization, interference cancellation).
  • Proficiency in FPGA development flows (Vivado, ModelSim, or similar) and lab debugging (ILAs, scopes).
  • Excellent communication and collaboration skills.
  • Advanced degree (MSEE/PhD) with a focus on DSP, RF Communications, or FPGA acceleration preferred.
  • Experience with additional standards/protocols relevant to software-defined radio or phased-array systems preferred.
  • Familiarity with scripting languages (Python, TCL) for automation and testing is highly desirable.
  • Track record of publishing or patenting innovations in signal processing or hardware acceleration highly desirable.


Language Skills
  • Interpersonal skills to effectively work with internal peers as well as working effectively with suppliers and customers.
  • Ability to effectively present information in team meetings and design reviews, as needed.
  • Ability to communicate clearly and effectively in verbal and written form.


Other Abilities
  • Must have substantial reasoning and problem-solving abilities.
  • Ability to meet deadlines and work extended hours, as needed.
  • Strong analytical skills and solid work ethic.


Additional Requirements
  • Must be eligible to obtain and hold a US DoD Security Clearance in support of US Government contracts/subcontracts.
  • Willing to be in office 5-days/week.


Physical Demands
  • This position uses a computer terminal to access, input, and retrieve data.
  • This position may be subject to interruptions that may cause a change in immediate priorities and/or work focus.
  • While performing duties to this position, employee is occasionally required to stand, walk, sit, stoop, reach, and/or bend.
  • May occasionally lift and/or move parts, files or boxes up to 40 pounds.
  • May be subjected to occasional irregular or extended work hours.
  • May be required to sit for extended lengths of time.
  • Must be able to work in an environment that may be subjected to occasional loud noises, hazardous materials, chemicals, and electromagnetic energy.


Salary Range - $120,000 - $160,000

ThinKom offer generous benefits including: Medical, Dental, Vision, Disability, Life, 401k Matching (4%), PTO, paid Holidays and Bonus Plan.

Similar Jobs

More Jobs at ThinKom Solutions, Inc

  • Senior Systems Engineer - FPGA & DSP
    $120K — $160K *
    Hawthorne, CA 90250 (Los Angeles County)
    Aerospace & Defense
    In-Person
  • Program Manager
    $130K — $165K *
    Hawthorne, CA 90250 (Los Angeles County)
    Aerospace & Defense
    In-Person
  • Mechanical Engineer
    $70K — $100K *
    Hawthorne, CA 90250 (Los Angeles County)
    Aerospace & Defense
    In-Person

More Aerospace & Defense Jobs

Find similar Senior Systems Engineer - FPGA & DSP jobs: