Rambus, Inc.

Senior Design Verification Engineer - Memory Controller IP

Rambus, Inc.$108K — $201K *
Information Technology
5 - 7 years of experience
Job Overview by Ladders

Qualifications

  • Bachelor's Degree or higher in Electrical Engineering/Computer Science
  • Minimum 7 years of experience in HDL logic Design-Verification
  • Fluency in System Verilog testbench and Verilog/System Verilog
  • Familiarity with DDR DRAM technology is highly preferred
  • Experience with Python and TCL scripting languages is preferred

Responsibilities

  • Develop and enhance testbenches and test sequences for new controller technologies
  • Plan functional coverage and code coverage items to ensure thorough testing
  • Create regression tests, monitor results, and debug controller RTL designs
  • Support scripting and capabilities of the verification environment

Benefits

  • Flexible work environment with hybrid work options
  • Comprehensive medical and dental benefits
  • Employee stock purchase plan
  • 401(k) matching program
  • Generous time-off program
  • Gym membership
Full Job Description
Overview

Rambus, a premier chip and silicon IP provider, is seeking to hire an exceptional Senior/Lead Design Verification Engineer to join our Memory Controller IP team in Hillsboro, Oregon.  The successful candidate will participate in pre-silicon RTL Verification activities related to Memory Controller SoftIP development, on leading-edge  DDR, HBM, and GDDR DRAM controller technologies.    This is a Full Time position,  reporting to the local onsite manager of the Memory Controller IP Verification team .  

 

Rambus offers a flexible work environment, embracing a hybrid approach for the majority of our office-based roles. We encourage employees to spend an average of at least three days per week working onsite while also allowing for two days of remote work.  

Responsibilities
  • Testbench and test sequence development for verification of new controller technologies and features 
  • Functional coverage planning, coverage item coding, and test suite augmentation to achieve Functional Coverage 
  • Regression test development, monitoring, debug/triage, and correction to test environment, sequences, debug of controller RTL design 
  • Development & support of Verification environment scripting and capabilities 
Qualifications
  • Bachelors Degree or above in EE/CS, minimum 7 years experience with HDL logic Design-Verification 
  • System Verilog testbench, Verilog/System Verilog logic design/RTL fluency a must 
  • Pre-existing Experience / familiarity with DDR DRAM technology a strong preference 
  • Working experience with Python and TCL scripting languages preferred 

 

Rambus offers a competitive compensation package including base salary, bonus, equity, matching 401(k), employee stock purchase plan, comprehensive medical and dental benefits, time-off program, and gym membership.  

 

The US salary range for this full-time position is $108,300 to $201,100. Our salary ranges are determined by role, level and location. The successful candidate’s starting pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. 

 

#LI-HYBRID

#LI-RF1

About Rambus, Inc.

Rambus Inc. is a technology company that designs and develops semiconductor and intellectual property (IP) products, spanning memory and interfaces to security, smart sensors and lighting. The company's products are used in a range of electronic devices, including personal computers, smartphones, tablets, gaming consoles, and data centers. Rambus Inc. was founded in 1990 and is headquartered in Sunnyvale, California. The company has offices in North America, Europe, and Asia. Rambus Inc. is publicly traded on the NASDAQ stock exchange under the ticker symbol RMBS.
Learn more about Rambus, Inc.
Size
690 employees
Market Cap
$3.8 billion
Industry
Net Income
-$43.6 million
Founded
1990
5 Year Trend
-0.5%
Revenue
$242.7 million
NASDAQ

Similar Jobs

More Jobs at Rambus, Inc.

More Information Technology Jobs

Find similar Senior Design Verification Engineer - Memory Controller IP jobs: