Cadence Design Systems

Lead C++ Software Engineer

Cadence Design Systems$110K — $205K *
Telecommunications & Hardware
Less than 5 years of experience
Job Overview by Ladders

Qualifications

  • Bachelor's degree in Computer Science, Electrical/Computer Engineering (minimum 4 years experience) or Master's (2 years) or PhD with relevant thesis.
  • Experience in FPGA or ASIC prototyping/synthesis/verification with a track record of delivering high Quality of Results (QoR).
  • Proficient in C/C++ programming and enjoys documenting and discussing work with the team.
  • Strong understanding of digital circuits and familiarity with Verilog or SystemVerilog.
  • Experience with logic simulators and multi-threaded/concurrent programming is an advantage.
  • Required to possess exceptional software skills with Object-Oriented Programming experience.
  • Knowledge of machine learning/AI algorithms and their deployment in production is a plus.

Responsibilities

  • Implement new algorithms and enhancements in C/C++ for the FPGA platform focusing on synthesis/technology mapping.
  • Collaborate with team members to develop the EDA automation flow for the platform.
  • Draft Design Specifications and create Unit Tests for your code.

Benefits

  • Paid vacation and paid holidays
  • 401(k) plan with employer match
  • Employee stock purchase plan
  • Variety of medical, dental, and vision plan options
  • Potential for incentive compensation, including bonuses and equity opportunities.
Full Job Description
We are looking for an exceptional C++ software engineer to join the Protium Software Development Team to develop and enhance the Protium FPGA-Based Prototyping product which is used by leading CPU/GPU/HyperScaler companies for pre-Silicon software validation of their SOC's. You will develop new algorithms and optimizations for QoR (Quality of Results) and performance for the Protium Compiler working with a small team of super star engineers to develop our next generation FPGA based verification platform. Responsibilities: • Implement new algorithm and enhancements in C/C++ based code to implement the software stack for the FPGA based platform with special focus on synthesis / technology mapping. • Develop the EDA automation flow for the platform with other engineers. • Write Design Specifications and Unit Tests for your code Position Requirements/Qualifications: • Bachelors in Computer Science, Electrical /Computer Engineering and a minimum of 4 years of related experience, or Masters and a minimum of 2 years of related experience, or PhD with thesis in a relevant area. • Ideally you are a solid contributor in the FPGA or ASIC prototyping/synthesis/verification space and have delivered great QoR on these platforms. • You are well renowned for your excellent programming skills in C/C++ and you document your work clearly and love talking about it to your team. • You are very comfortable with Verilog or SystemVerilog and understand digital circuits . • Usage of popular logic simulators and some experience in multi-threaded/ concurrent programming are pluses. • The role requires exceptional software skills and Object Oriented Programming experience to be a good match • Knowledge and experience of ML / AI algorithms and deployment in production code a plus The annual salary range for California is $110,600 to $205,400. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.

About Cadence Design Systems

Cadence Design Systems, Inc. is an American multinational electronic design automation software and engineering services company, founded in 1988 by the merger of SDA Systems and ECAD, Inc. The company produces software, hardware and silicon structures for designing integrated circuits, systems on chips (SoCs) and printed circuit boards.
Learn more about Cadence Design Systems
Size
9,300 employees
Market Cap
$43.9 billion
Industry
Net Income
$590.6 million
Founded
2018
5 Year Trend
+10.5%
Revenue
$2.6 billion
NASDAQ

Similar Jobs

More Jobs at Cadence Design Systems

More Telecommunications & Hardware Jobs

Find similar Lead C++ Software Engineer jobs: