Teradyne

ASIC/FPGA Design Verification Engineer (Teradyne, N. Reading, MA)

Teradyne$98K — $157K *
Telecommunications & Hardware
Less than 5 years of experience
Job Overview by Ladders

Qualifications

  • 3+ years in digital logic verification or similar roles
  • Experience with Cadence Xcelium or industry-standard simulation tools
  • Strong proficiency in System Verilog and UVM
  • Knowledge of common IP protocols like SPI, AXI, DDR
  • Experience with RTL design using Verilog HDL
  • Familiarity with assertion-based verification methodologies in System Verilog
  • Background in CI/CD development flows

Responsibilities

  • Review design requirements and specifications
  • Write and review verification plans
  • Develop testbench architecture and implementation
  • Create reference models
  • Write System Verilog tests and develop UVM environments; perform debugging
  • Collect, merge, and close functional and code coverage
  • Manage bugs and issues using a tracking tool
  • Collaborate with logic designers
  • Communicate technical status and risks to team leader

Benefits

  • Robust health and wellness programs including medical, dental, and vision insurance
  • Flexible Spending Accounts available
  • Retirement savings plans offered
  • Life and disability insurance included
  • Generous paid vacation and holiday leave
  • Tuition assistance programs available
Full Job Description
Opportunity Overview

Our Logic Design Engineering (LDE) team is seeking a Digital Logic Verification Engineer, preferably with additional experience in FPGA design. The primary focus of this role is FPGA verification, working closely with cross-functional teams to deliver high-quality, robust designs.

In this role, you will:

  • Review design requirements and specifications
  • Write and review verification plans
  • Develop testbench architecture and implementation
  • Create reference models
  • Write System Verilog tests and develop UVM environments; perform debug
  • Collect, merge, and close functional and code coverage
  • Manage bugs and issues using a tracking tool
  • Collaborate closely with logic designers
  • Communicate technical status and risks to the team leader

All About YouWe seek individuals who share our passion and determination. Our commitment to customer success drives us to go the extra mile. If you're ready to join us on this mission, take a closer look at the minimum criteria for the position.

  • 3+ years of professional experience in digital logic verification or related roles
  • Experience with Cadence Xcelium or other industry-standard simulators
  • Strong experience with System Verilog and Universal Verification Methodology (UVM)
  • Working knowledge of common IP protocols (e.g., SPI, AXI, DDR)
  • Experience with RTL design using Verilog HDL
  • Familiarity with System Verilog assertion-based verification methodologies
  • Experience working within CI/CD development flows


This position is located at our North Reading, MA development center.

This position is not eligible for visa sponsorship.

Compensation:
The base salary range for this role is $98,700 - $157,900. This range is a good faith estimate, and the amount of base salary will correspond with experience and skill set. This range can also fluctuate depending on demand and location.

Incentive Plan: This job is eligible for discretionary bonus(es) based on financial performance.

Benefits:

Teradyne offers a variety of robust health and well-being benefit programs, including medical, dental, vision, Flexible Spending Accounts, retirement savings plans, life and disability insurance, paid vacation & holidays, tuition assistance programs, and more. Please click here to see details.

#LI-MR1

About Teradyne

Teradyne, Inc. is a leading supplier of automation equipment for test and industrial applications. Teradyne Automatic Test Equipment (ATE) is used to test semiconductors, wireless products, data storage and complex electronic systems, which serve consumer, communications, industrial and government customers. Industrial Automation products include Collaborative Robots used by global manufacturing and light industrial customers to improve quality and increase manufacturing efficiency. In 2019, Teradyne had revenue of $2.3 billion and today employs 5,500 people worldwide. For more information, visit teradyne.com. Teradyne(R) is a registered trademark of Teradyne, Inc. in the U.S. and other countries.
Learn more about Teradyne
Size
5,900 employees
Market Cap
$13.1 billion
Industry
Net Income
$784.1 million
Founded
1960
5 Year Trend
+16.1%
Revenue
$3.1 billion
NASDAQ

Similar Jobs

More Jobs at Teradyne

More Telecommunications & Hardware Jobs

Find similar ASIC/FPGA Design Verification Engineer (Teradyne, N. Reading, MA) jobs: