Keysight Technologies, Inc

R&D Gateware (FPGA) Design, BS/MS EE or CE

Keysight Technologies, Inc$138K — $231K *
Telecommunications & Hardware
8 - 10 years of experience
Job Overview by Ladders

Qualifications

  • BS/MS in Electrical Engineering or Computer Engineering
  • 10+ years of experience in HDL design, particularly with Xilinx and Intel/Altera
  • Proficient with Verilog, VHDL, System Verilog, Quartus, and Vivado
  • Strong debugging skills for HDL designs using oscilloscopes and on-chip tools
  • Experience in high-speed serial interfaces and embedded interfaces like SPI and I2C
  • Solid understanding of timing closure and constraints
  • Strong C/C++ programming skills with an emphasis on maintainable code

Responsibilities

  • Collaborate in a multidisciplinary R&D environment with hardware, FPGA, and firmware teams
  • Design and implement HDL code targeting Xilinx and Intel/Altera devices
  • Simulate, test, and debug digital designs and signal processing systems
  • Develop high-speed serial and embedded interfaces as part of designs
  • Contribute to system-level troubleshooting and verification
  • Leverage feedback control system techniques in designs
  • Engage actively in documentation and code quality assurance

Benefits

  • Medical, dental and vision insurance
  • Health Savings Account and Flexible Spending Accounts
  • Life, Accident, and Disability insurance
  • 401(k) Plan with matching options
  • 20 days Flexible Time Off and 12 Paid Holidays
  • Tuition Reimbursement and Adoption Assistance
  • Employee Stock Purchase Plan (ESPP) with discounts
  • Opportunities for professional growth alongside leading engineers and scientists
Full Job Description
Overview

The Budd Lake, NJ and Bochum, Germany sites are primarily devoted to the design, manufacture, and marketing of Keysight's power supply solutions. These products range from multi-kilowatt switching supplies, AC sources, 30kW regenerative power solutions, solar array simulators, to AC grid emulators up to 1MW in power.

Responsibilities

The ideal candidate will have a strong skill set and 10+ years in HDL design working in a collaborative R&D environment consisting of hardware, FPGA, and firmware designers. Skills in HDL programming targeting Xilinx and Intel/Altera devices, discrete time systems theory, digital design, DSP, and control systems theory are ideal. Exposure to power electronics is highly desirable.

Qualifications

Qualifications include:
  • BS/MS Electrical Engineer or Computer Engineering
  • Experience with Xilinx and Intel/Altera tool chains, Verilog, VHDL, and System Verilog
  • Experience with Quartus and Vivado
  • Experience coding, simulating, testing, and debugging HDL designs
  • Proven work with clock domain crossing (CDC), and multi-clock designs
  • Experience with high-speed serial interfaces (e.g., 8b/10b, LVDS, SERDES-style logic)
  • Embedded interfaces (SPI, IC,)
  • Solid understanding of timing closure, constraints (SDC/XDC)
  • Ability to debug hardware using oscilloscopes, and on-chip tools (ILA/SignalTap)
  • Experience with simulation and verification (ModelSim/Questa, testbenches)
  • Digital signal processing and feedback control system experience
  • Strong C/C++ programming skills. Be able to create code that is clear, efficient, maintainable, and well documented.
  • Ability to collaborate across multiple design domains including firmware, gateware, analog and digital hardware interfaces
  • Strong fundamental skill set in continuous and discrete signals and systems
  • Ability to design, layout, testing and troubleshooting PCAs as it relates to digital design

Highly desirable skills include:
  • Familiarity with power supplies and electronic measurement devices.
  • Strong Analog design skills to aid system level troubleshooting
  • C/C++ embedded development experience is a great plus.
  • Experience in multi-threaded and/or embedded systems programming and debugging.
  • Experience with FreeRTOS

Due to US visa restrictions, only candidates that can legally work in the US on a continuous basis without any type of sponsorship will be considered.

Pay is based on experience, education and skills, most offers will be between the minimum and the midpoint of the Salary Range listed below.

NJ pay range: MIN $138k - MAX $231k

Note: For other locations, pay ranges will vary by region

This role is eligible for Keysight Results Bonus Program

Full-time US Employees may be eligible for the following benefits:
  • Medical, dental and vision
  • Health Savings Account
  • Health Care and Dependent Care Flexible Spending Accounts
  • Life, Accident, Disability insurance
  • Business Travel Accident and Business Travel Health
  • 401(k) Plan with matching options
  • 20 days Flexible Time Off per year, and 12 Paid Holidays
  • Paid Family Leave
  • Discounts, Perks
  • Tuition Reimbursement
  • Adoption Assistance
  • ESPP (Discounted Employee Stock Purchase Plan)
  • Opportunities to interact with some of the world's top engineers and scientists

About Keysight Technologies, Inc

Keysight Technologies, Inc. is a leading technology company that helps its engineering, enterprise and service provider customers optimize networks and bring electronic products to market faster and at a lower cost. Keysight's solutions go where the electronic signal goes, from design simulation, to prototype validation, to manufacturing test, to optimization in networks and cloud environments. Customers span the worldwide communications ecosystem, aerospace and defense, automotive, energy, semiconductor and general electronics end markets.
Learn more about Keysight Technologies, Inc
Size
14,500 employees
Market Cap
$30.3 billion
Industry
Net Income
$636 million
Founded
1939
5 Year Trend
+11.2%
Revenue
$4.3 billion
NASDAQ

Similar Jobs

More Jobs at Keysight Technologies, Inc

More Telecommunications & Hardware Jobs

Find similar R&D Gateware (FPGA) Design, BS/MS EE or CE jobs: