ASIC Engineer, SoC Verification

Meta

$130K — $180K *
Enterprise Technology
8 - 10 years of experience
Job Overview by Ladders

Qualifications

  • Bachelor's degree in Computer Science, Computer Engineering, or a related technical field
  • 8+ years of hands-on experience in SystemVerilog and UVM methodology
  • Proven track record of successful first-pass ASIC development
  • Experience in IP/SoC verification methodologies, particularly using SystemVerilog UVM/OVM
  • Familiarity with EDA tools and scripting languages like Python, TCL, Perl, and Shell

Responsibilities

  • Define and execute verification plans for ASIC IP and SoC designs
  • Develop functional tests based on established verification guidelines
  • Drive verification closure, ensuring that metrics for functional and code coverage are met
  • Debug and resolve functional errors in collaboration with design teams
  • Work with cross-functional teams to enhance design quality
  • Innovate and implement improvements in verification methodologies and tools

Benefits

  • Opportunity to work within an agile team of industry leaders
  • Collaborative environment with cross-functional teams including design and silicon validation
  • Engagement in cutting-edge technologies for data center applications
  • Chance to contribute to first-pass silicon success
  • Access to new methodologies and tools, enhancing professional growth
Full Job Description
Meta is hiring ASIC Design Verification Engineer within the Infrastructure organization. We are looking for individuals with experience in Design Verification to build IP and System On Chip (SoC) for data center applications. As a Design Verification Engineer, you will be part of an agile team working with the best in the industry, focused on developing novel ASIC solutions for Meta's data center applications. You will be responsible for the verification closure of a design module or sub-system from test-planning, UVM based test bench development to verification closure. Along with traditional simulation, you will use other approaches like Formal and Emulation to achieve a bug-free design. The role also provides ample opportunities to partner and collaborate with full stack software, hardware, ASIC Design, Emulation and Post-Silicon teams towards creating a first-pass silicon success.

Responsibilities

Define and implement IP/SoC verification plans, build verification test benches to enable IP/sub-system/SoC level verification
• Develop functional tests based on verification test plan
• Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage
• Debug, root-cause and resolve functional failures in the design, partnering with the Design team
• Collaborate with cross-functional teams like Design, Model, Emulation and Silicon validation teams towards ensuring the highest design quality
• Develop and drive continuous Design Verification improvements using the latest verification methodologies, tools and technologies from the industry

Minimum Qualifications
• Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience
• Track record of 'first-pass success' in ASIC development cycles
• 8+ years of hands-on experience in SystemVerilog/UVM methodology and/or C/C++ based verification
• 8+ years experience in IP/sub-system and/or SoC level verification based on SystemVerilog UVM/OVM based methodologies
• Experience in one or more of the following areas along with functional verification-SV Assertions, Formal, Emulation
• Experience in EDA tools and scripting (Python, TCL, Perl, Shell) used to build tools and flows for verification environments
• Experience in architecting and implementing Design Verification infrastructure and executing the full verification cycle

Preferred Qualifications
• 2+ years of experience in SoC Level for CPU, GPU, or AI accelerator architectures
• Hands on experience with leading the full verification cycle of a SoC or a complex sub-systems to verification to closure on multiple projects, preferably on AI Accelerators
• Experience in supporting and partnering with Emulation, Firmware and/or Post-Silicon Validation teams
• Expertise in at least 2 of the following - Chip Debug, Boot, CPU Subsystems, Chip level Clock/Reset, PCIe, NIC, Memory Subsystems
• Familiarity with developing System level use-cases and End-to-end tests at SoC level
• Familiarity with debugging large design on Emulation platforms
• Prior experience in supporting Silicon bring-up, translating system level use-cases into specific test scenarios at SoC level

About Meta

Meta builds technologies that help people connect, find communities, and grow businesses. When Facebook launched in 2004, it changed the way people connect. Apps like Messenger, Instagram and WhatsApp further empowered billions around the world. Now, Meta is moving beyond 2D screens toward immersive experiences like augmented and virtual reality to help build the next evolution in social technology. People who choose to build their careers by building with us at Meta help shape a future that will take us beyond what digital connection makes possible today-beyond the constraints of screens, the limits of distance, and even the rules of physics.

Equal Employment Opportunity

Meta is proud to be an Equal Employment Opportunity employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, reproductive health decisions, or related medical conditions), sexual orientation, gender identity, gender expression, age, status as a protected veteran, status as an individual with a disability, genetic information, political views or activity, or other applicable legally protected characteristics. You may view our Equal Employment Opportunity notice here.

Similar Jobs

More Jobs at Meta

More Enterprise Technology Jobs

Find similar ASIC Engineer, SoC Verification jobs: