Senior VLSI CAD Engineer

Sandisk

$130K — $155K *
Technical Services
Less than 5 years of experience
Job Overview by Ladders

Qualifications

  • 2-5 years in VLSI CAD development for semiconductor design.
  • Proficiency in SKILL, TCL/TK, Perl, Python, C/C++, and C-Shell scripting.
  • Familiarity with Virtuoso, Customer Compiler, Calibre, ICV and other EDA tools.
  • Experience with AI/ML is a plus.
  • Strong problem-solving skills in collaborative environments.

Responsibilities

  • Develop and maintain CAD workflows using SKILL/Python/TCL/PERL.
  • Create and maintain Parameterized Cells (PCells) to enhance productivity.
  • Develop runsets for Design Rule Checking (DRC) and Layout vs. Schematic (LVS).
  • Collaborate with IT teams and engineers for layout data management.
  • Provide troubleshooting support for CAD infrastructure.
  • Communicate with EDA vendors for advanced methodologies.
  • Work closely with design/layout teams to meet project goals.

Benefits

  • Participation in Short-Term Incentive (STI) and potential Long-Term Incentive (LTI) programs.
  • Comprehensive health benefits including medical, dental, and vision insurance.
  • Paid vacation time and sick leave.
  • Tuition reimbursement and employee assistance programs.
  • Employee stock purchase plan and 401(k) savings plan.
Full Job Description
Senior VLSI CAD Engineer

We are looking for an experienced Senior VLSI CAD Engineer to drive design environment management and automation for Product and TEG chip development. This role is pivotal in developing and maintaining CAD workflows, creating automation scripts, and collaborating with cross-functional teams to improve design efficiency.

ESSENTIAL DUTIES AND RESPONSIBILITIES:
  • Design Automation and Methodology Establishment:
    • Develop and maintain Virtuoso and Customer Compiler interfaces and utilities using the SKILL/Python/TCL/PERL languages.
    • Develop, optimize and enhance the CAD automation and methodology scripts/programs.
  • PCell/PDK Support:
    • Create and maintain Parameterized Cells (PCell) to boost schematic/layout productivity.
    • At least one year of SKILL programming to create the PCELLs.
  • Design Rule & Verification Support:
    • Develop and maintain Design Rule Checking (DRC) runsets using Calibre.
    • Develop and maintain Layout vs. Schematic (LVS) runsets using ICV
  • Cross-Team Collaboration & Troubleshooting:
    • Work closely with IT teams and design engineers to manage layout data and resolve system issues.
    • Provide technical guidance and troubleshooting support for the CAD infrastructure.
  • Communication:
    • Communicate effectively with EDA vendors to leverage advanced methodologies and tools that benefit the project.
    • Work closely with the design/layout teams to achieve project goals and meet schedules while fostering a collaborative environment.


Qualifications

REQUIRED:
  • Experience: 2 to 5 years in VLSI CAD development for semiconductor design is required. Experience in team management is highly advantageous.
  • Programming & Scripting: Proficiency in SKILL, TCL/TK, Perl, Python, C/C++ and C-Shell scripting.
  • EDA Tools: Familiarity with Virtuoso, Customer Compiler, Calibre, ICV, strRC, P&R, ERC, EM/IR, PrimeSIM, Spectre, HSPICE or the other Simulation tools, etc.
  • AI/ML: AI/ML experience is a big plus.

PREFERRED:
  • Strong problem-solving abilities and proven experience working in a cross-functional, collaborative environment.


Compensation & Benefits Details
  • An employee's pay position within the salary range may be based on several factors including but not limited to (1) relevant education; qualifications; certifications; and experience; (2) skills, ability, knowledge of the job; (3) performance, contribution and results; (4) geographic location; (5) shift; (6) internal and external equity; and (7) business and organizational needs.
  • The salary range is what we believe to be the range of possible compensation for this role at the time of this posting. We may ultimately pay more or less than the posted range and this range is only applicable for jobs to be performed in California, Colorado, New York or remote jobs that can be performed in California, Colorado and New York. This range may be modified in the future.
  • You will be eligible to participate in Sandisk's Short-Term Incentive (STI) Plan, which provides incentive awards based on Company and individual performance. Depending on your role and your performance, you may be eligible to participate in our annual Long-Term Incentive (LTI) program, which consists of restricted stock units (RSUs) or cash equivalents, pursuant to the terms of the LTI plan. Please note that not all roles are eligible to participate in the LTI program, and not all roles are eligible for equity under the LTI plan. RSU awards are also available to eligible new hires, subject to Sandisk's Standard Terms and Conditions for Restricted Stock Unit Awards.
  • We offer a comprehensive package of benefits including paid vacation time; paid sick leave; medical/dental/vision insurance; life, accident and disability insurance; tax-advantaged flexible spending and health savings accounts; employee assistance program; other voluntary benefit programs such as supplemental life and AD&D, legal plan, pet insurance, critical illness, accident and hospital indemnity; tuition reimbursement; transit; the Applause Program, employee stock purchase plan, and the Sandisk's Savings 401(k) Plan.
  • Note: No amount of pay is considered to be wages or compensation until such amount is earned, vested, and determinable. The amount and availability of any bonus, commission, benefits, or any other form of compensation and benefits that are allocable to a particular employee remains in the Company's sole discretion unless and until paid and may be modified at the Company's sole discretion, consistent with the law.

Similar Jobs

More Jobs at Sandisk

More Technical Services Jobs

Find similar Senior VLSI CAD Engineer jobs: