Ampere Computing

Principal Physical Design Verification/ESD Engineer

Ampere Computing$182K — $273K *
Technical Services
Less than 5 years of experience
Job Overview by Ladders

Qualifications

  • 8+ years of experience in physical design verification or equivalent with relevant education credentials (Bachelor's, Master's, or PhD in Electrical or Computer Engineering)
  • Proficient in FinFET technology and multi-exposure metallization techniques
  • Experience with Cadence and Siemens tools for physical design verification
  • Strong programming skills in Shell, Skill, and Calibre
  • Knowledge of physical verification flow automation and DFM techniques
  • Expertise in ESD verification and associated flows
  • Ability to diagnose chip-level design issues, including density and latch-up failures.

Responsibilities

  • Own chip-level physical design verification and conduct design reviews
  • Execute and troubleshoot final verification protocols for GDS tape-out on FinFET designs
  • Perform ESD verification and sign-off at both partition and chip levels
  • Implement design enhancements and apply DFM techniques to improve yield
  • Conduct package-level physical verification
  • Develop and maintain LVS/DRC check coding
  • Collaborate with teams from multiple global locations to ensure project alignment.

Benefits

  • Comprehensive medical, dental, and vision insurance along with income protection and 401K retirement plan
  • Unlimited Flextime and over 10 paid holidays for improved work-life balance
  • Access to healthy snacks, energizing espresso, and drinks in the workplace
  • Inclusive culture that emphasizes employee empowerment and growth opportunities.
Full Job Description
Description

About the role:

As a member of the PDV Team, you'll own chip-level physical design verification, physical verification flow automation, physical design reviews and ESD coverage.

What you'll achieve:

  • Partition and chip-level level ownership of physical design verification (PDV), and physical design reviews
  • Execute and debug final verification flows in preparation for gds tape out delivery on FinFet designs (DRC, LVS,DFM, Antenna, Density Fill Routines, XOR, etc.)
  • ESD Verification and Sign-off at partition and chip level
  • Design enhancements and DFM techniques
  • Package level physical verification
  • LVS / DRC check coding
  • Support all PDV sign-off scripts at partition and at chip-level
  • Work with multiple sites in a team environment, particularly with offices in the US, India, and Vietnam

About you:

  • Background with FinFets and multi exposure metallization is required
  • Familiarity with Cadence and Siemens tools is required
  • Shell, Skill, Calibre and other programming knowledge
  • Familiarity with Physical Verification flow automation
  • Familiarity with ESD coverage techniques and verifications flows (Calibre PERC, Ansys Pathfinder)
  • Familiarity with DFM techniques for yield enhancements
  • Familiar in identifying and addressing issues often found at the chip level, some of which include:
    • Density
    • Latch up triggered failures
    • Abutment conflicts
    • Data integrity
    • Short isolation and open/swapped nets
  • Electrical or Computer Engineering - Bachelor's degree & 8 years of related experience; or Master's degree & 6 years; or PhD & 3 years


What we'll offer:

At Ampere we believe in taking care of our employees and providing a competitive total rewards package that includes base pay, cash long-term incentive, and comprehensive benefits. The full base pay range for this role is between $182,000 and $273,000, except in the San Francisco Bay Area where the range is between $195,000 and $292,000.

Our benefits include health, wellness, and financial programs that support employees through every stage of life.

Benefit highlights include:

  • Premium medical insurance, dental insurance, vision insurance, as well as income protection and a 401K retirement plan, so that you can feel secure in your health and financial future.
  • Unlimited Flextime and 10+ paid holidays so that you can embrace a healthy work-life balance.
  • A variety of healthy snacks, energizing espresso, and refreshing drinks to keep you fueled and focused throughout the day.

And there is much more than compensation and benefits. At Ampere, we foster an inclusive culture that empowers our employees to do more and grow more. We are excited to share more about our career opportunities with you through the interview process.

#LI-TC

#LI-Hybrid

About Ampere Computing

Ampere Computing is a semiconductor company that designs and manufactures high-performance processors for cloud and edge computing. The company's processors are based on the Arm architecture and are optimized for power efficiency and performance. Ampere Computing was founded in 2017 by former Intel president Renee James and is headquartered in Santa Clara, California.
Learn more about Ampere Computing
Size
200 employees
Industry
Founded
2017

Similar Jobs

More Jobs at Ampere Computing

More Technical Services Jobs

Find similar Principal Physical Design Verification/ESD Engineer jobs: