Google

Physical Design Technical Lead, ASIC, TPU

Google • $192K — $279K *
Sunnyvale, CA 94087In-Person
Enterprise Technology
8 - 10 years of experience
Today
Be an Early Applicant
Job Overview by Ladders

Qualifications

  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field, or equivalent experience.
  • 10 years of experience in physical design and full-chip or subchip implementation for high-speed ASICs.
  • Proficient in Python, Tcl, or Perl scripting.

Responsibilities

  • Lead physical design implementation for high-performance silicon, managing subchip complexities and overall project scope.
  • Oversee the complete design cycle from RTL to GDSII, ensuring critical sign-off for timing and performance.
  • Collaborate with internal teams to optimize power, performance, and area (PPA), conducting feasibility for new microarchitectures.
  • Work with external EDA and IP vendors to refine methodologies and improve design flows.
  • Drive scheduling, resource planning, and risk mitigation in physical design.

Benefits

  • 20% bonus target equity
  • Comprehensive health coverage
  • Generous retirement plans
  • Flexible work hours and remote work options
  • Opportunities for professional development and growth
Full Job Description
Minimum qualifications:
  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.
  • 10 years of experience with physical design and leading full-chip or massively intricate subchip implementation (e.g., from RTL2GDSII, including key stages like floorplanning, place and route, and timing closure) for high-speed ASICs in advanced process nodes.
  • Experience in Python, Tcl, or Perl scripting.

Preferred qualifications:
  • Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture.
  • Experience with Cadence Innovus, Synopsys DP, Mentor Calibre, and StarRC, plus understanding of foundry technology files, rule decks, physical sign-off, and 2.5D/3D packaging.
  • Technical leadership experience managing execution schedules, mitigating risks, and driving cross-functional collaboration with internal teams and external vendors.
  • Understanding of performance, power, and area trade-offs, alongside knowledge of DFT including Scan, MBIST, and LBIST.
  • Ability to navigate ambiguity, scale leadership across the physical design hierarchy, and excellent communication skills to articulate complex technical challenges to stakeholders.


Responsibilities
  • Lead the physical design implementation and strategy for high-performance silicon, with leadership scope ranging from critical, high-complexity subchips to overarching top-level execution based on project phases and team needs.
  • Manage the full design cycle from RTL to GDSII, including critical sign-off closures for timing, electrical performance, and power integrity.
  • Partner with internal teams (RTL, DFT, methodology, packaging) to achieve optimal power, performance, and area (PPA) results, including conducting feasibility studies for new microarchitectures and optimizing RTL runs.
  • Collaborate with external EDA and IP vendors to improve flows and methodologies, while contributing to internal processes to ensure efficient and predictable execution.
  • Drive execution schedules, resource planning, and risk mitigation for your area of ownership, scaling your leadership to support overall project-wide milestones.


US: $192000 - $279000 (USD) 20% bonus target equity benefits

Learn more about benefits at Google .

About Google

Google is a multinational technology company that specializes in Internet-related services and products. These include online advertising technologies, search engine, cloud computing, software, and hardware. Google was founded in 1998 by Larry Page and Sergey Brin while they were Ph.D. students at Stanford University. The company has grown tremendously since then and has become one of the most valuable companies in the world. Google's mission is to organize the world's information and make it universally accessible and useful.
Learn more about Google
Size
156,500 employees
Market Cap
$1,115.4 billion
Industry
Enterprise Technology
Net Income
$40.2 billion
Founded
1998
5 Year Trend
+23.3%
Revenue
$182.5 billion
NASDAQ
GOOGL
* Ladders Estimates

Similar Jobs

Ad banner background

Get Ready For Your
Next Interview

More Jobs at Google

More Enterprise Technology Jobs

Find similar Physical Design Technical Lead, ASIC, TPU jobs:

NationwideSunnyvale, CA