FPGA Design Engineer

Associated Universities, Inc.

$90K — $126K *
Aerospace & Defense
5 - 7 years of experience
Job Overview by Ladders

Qualifications

  • Bachelor's degree in electrical engineering
  • Five years of FPGA development experience in complex digital systems
  • Strong proficiency in RTL design and hardware description languages
  • Solid understanding of digital design fundamentals and FPGA implementation flows
  • Experience with embedded processor-based FPGA systems and high-speed interfaces
  • Familiarity with DSP concepts and version control
  • Strong problem-solving ability with effective communication skills

Responsibilities

  • Design and implement embedded FPGA-based systems focusing on performance and reliability
  • Apply disciplined RTL design practices and manage clock domain crossings
  • Develop and execute comprehensive verification strategies
  • Perform static timing analysis and drive designs to timing closure
  • Translate algorithmic and DSP models into efficient FPGA implementations
  • Contribute to reusable IP and scalable design architectures
  • Collaborate across internal groups and with external partners

Benefits

  • Excellent paid time off including 13 holidays and up to 24 vacation days annually
  • Medical, dental, and vision plans effective on the first day of employment
  • Retirement benefit contributing an amount equal to 10 percent of base pay with no required employee contribution
Full Job Description
Position Description:

Position Summary

The Central Development Laboratory (CDL) at the National Radio Astronomy Observatory (NRAO) is seeking an experienced FPGA Design Engineer to join its digital design team. The engineer will support the design and implementation of a new digital signal processing system for a next-generation radio telescope synthesis array.

CDL's digital design team develops cutting-edge systems that enable advances in radio astronomy, supporting research into galaxy formation, star and planet origins, and black holes.

The selected candidate will contribute to the design, implementation, and verification of embedded processor-based FPGA systems, with an emphasis on disciplined, timing-driven design and robust verification practices.

Working within a small, centralized team, the engineer will collaborate across internal groups and contribute to systems shared with the international scientific community. The role requires strong time management, the ability to handle multiple concurrent efforts, and effective cross-disciplinary communication.

The location for this position will be based at the Central Development Laboratory in Charlottesville, Virginia.

What You Will be Doing:
  • Design and implement embedded FPGA-based systems with a focus on performance, reliability, and timing closure
  • Apply disciplined RTL design practices and sound synchronous design techniques, including management of clock domain crossings
  • Develop and execute verification strategies, including self-checking testbenches and end-to-end system validation
  • Perform static timing analysis, develop constraints, and drive designs to timing closure
  • Translate algorithmic and DSP models into efficient FPGA implementations
  • Contribute to reusable IP and scalable design architectures
  • Work across multiple concurrent efforts, collaborating within a small, centralized team and with external partners
  • Document designs, verification approaches, and technical decisions clearly

Work Environment

Work is mission driven, team oriented and typically performed in an office setting within a research or development environment.

Who You Are:

Education
  • Bachelor's degree in electrical engineering


Experience
  • Five years of FPGA development experience in complex digital systems
  • Strong proficiency in RTL design and hardware description languages
  • Solid understanding of digital design fundamentals and FPGA implementation flows (synthesis through place-and-route)
  • Experience with modern verification methodologies and design-for-verification practices
  • Experience with embedded processor-based FPGA systems like (Intel Agile-X or similar) and high-speed or high-bandwidth interfaces
  • Familiarity with DSP concepts and version control
  • Strong problem-solving ability and effective written and verbal communication skills


Skills and Competencies
  • High level of competency in Microsoft software products and web-based systems, Visio and SharePoint.
  • Attention to detail is critical
  • Highly organized
  • Excellent communication skills


Additional Requirement

Observatory employees must be authorized to work in the United States. The Observatory presently cannot sponsor H-1B Visas for this position.

Total Rewards:

Compensation

The starting salary of this position is between $90,015-$126,000. Factors which may affect starting pay within this range may include; education, experience, skills, competencies, other qualifications of the successful candidate, as well as internal equity and labor market conditions.

Benefits:

Associated Universities, Inc (AUI) offers a comprehensive benefits package addressing the needs of employees and their families with most benefits beginning on the first day of employment, subject to eligibility requirements. AUI provides:

  • Excellent paid time off (13 holidays, annual accrual of up to 24 vacation days)
  • Medical, dental and vision plans are effective on the first day of employment.
  • AUI's retirement benefit contributes an amount equal to 10 percent of a qualified participant's base pay with no required employee contribution.
  • Click Total Rewards for more information.


Application Instructions:

Select the "Apply" button above. Please be prepared to upload your current CV/Resume and a cover letter describing interest and suitability for the position.

Similar Jobs

More Jobs at Associated Universities, Inc.

More Aerospace & Defense Jobs

Find similar FPGA Design Engineer jobs: