Digital Verification Engineer I

Silicon Labs

$84K — $156K *
Telecommunications & Hardware
Less than 5 years of experience
Job Overview by Ladders

Qualifications

  • Bachelor's, Master's, or PhD in Electrical or Computer Engineering or related field.
  • Proficient in Verilog and SystemVerilog for digital design and verification from hands-on experience or coursework.
  • C programming and scripting experience in languages like Python or Perl.
  • Strong foundation in digital design fundamentals and VLSI concepts.
  • Experience with simulation, debugging, or FPGA prototyping from academic or project work.
  • Excellent analytical and communication skills.

Responsibilities

  • Contribute to ASIC IP block verification for wireless modem designs in IoT.
  • Develop and maintain verification environments and simulations using Verilog and SystemVerilog.
  • Support automated testing and verification through C programming and scripting.
  • Analyze simulation results to identify and debug design or verification issues.
  • Participate in verification planning, test development, and regression execution.
  • Document verification results and communicate technical findings effectively.
  • Collaborate with design, architecture, and software teams for high-quality IP delivery.

Benefits

  • Comprehensive medical, dental, and vision plans.
  • 401k plan with matching and Roth option.
  • Equity rewards (RSUs) available.
  • Flexible spending accounts for various needs.
  • Adoption assistance programs.
  • Back-up childcare services offered.
  • Flexible PTO schedule to promote work-life balance.
  • Paid volunteer days to encourage community involvement.
  • Tuition reimbursement options available for continued education.
  • Accessible onsite gym with wellness offerings.
  • Monthly company updates with the CEO to stay informed.
Full Job Description
Meet the Team

You'll join the Modem Verification (IP Verification) team, which ensures the quality and reliability of Silicon Labs' ASIC IP used in IoT applications. The team focuses on verifying complex digital designs for modem systems, applying advanced verification techniques to guarantee robust performance across real-world wireless scenarios. This critical work helps deliver low-power, high-performance solutions trusted across a wide range of connected devices.

Responsibilities

  • Contribute to the verification of ASIC IP blocks used in wireless modem designs for IoT applications.


  • Develop and maintain verification environments, testbenches, and simulations using Verilog and SystemVerilog.


  • Support automated testing and verification flows through C programming and scripting.


  • Analyze simulation results, identify root causes of failures, and debug design or verification issues in collaboration with cross-functional engineering teams.


  • Participate in verification planning, test development, coverage analysis, and regression execution.


  • Document verification results, communicate technical findings, and contribute ideas to improve methodologies and workflows.


  • Collaborate with design, architecture, and software teams to ensure high-quality IP delivery.


Skills You Need

Minimum Qualifications

  • Bachelor's, Master's, or PhD degree in Electrical Engineering, Computer Engineering, or a related field.


  • Experience with Verilog and SystemVerilog for digital design and verification through professional setting, internships, coursework, research, or project work.


  • Programming and scripting experience in C and scripting languages such as Python, Perl, or similar.


  • Understanding of digital design fundamentals, computer architecture, VLSI concepts, or embedded systems.


  • Hands-on experience with simulation, debugging, or FPGA prototyping through academic or internship projects.


  • Strong analytical, problem-solving, and communication skills.


The following qualifications will be considered a plus:

  • Knowledge of UVM (Universal Verification Methodology).


  • Exposure to ASIC or IP verification methodologies and tools.


  • Experience debugging complex digital systems and analyzing simulation failures.


  • Familiarity with digital communication systems or wireless modem architectures.


  • Prior internship or project experience related to verification, RTL development, or semiconductor design.


Benefits & Perks

You can look forward to the following benefits:

  • Great medical (Choice of PPO or Consumer Driven Health Plan with HSA), dental and vision plans


  • Highly competitive salary


  • 401k plan with match and Roth plan option


  • Equity rewards (RSUs)


  • Life/AD&D and disability coverage


  • Flexible spending accounts


  • Adoption assistance


  • Back-Up childcare


  • Additional benefit options (Commuter benefits, Legal benefits, Pet insurance)


  • Flexible PTO schedule


  • 3 paid volunteer days per year


  • Tuition reimbursement


  • Free downtown parking


  • Onsite gym


  • Monthly wellness offerings


  • Free snacks


  • Monthly company updates with our CEO


#LI-MA1

#LI-Hybrid

The annualized base pay range for this role is expected to be between $84,000 - $156,000 USD. Actual base pay could vary based on factors including but not limited to experience, geographic location where work will be performed and applicant's skill set. The base pay is just one component of the total compensation package for employees. Other rewards may include an annual cash bonus, equity package and a comprehensive benefits package.

Similar Jobs

More Jobs at Silicon Labs

More Telecommunications & Hardware Jobs

Find similar Digital Verification Engineer I jobs: