info_outline
X Note: By applying to this position you will have an opportunity to share your preferred working location from the following:
Goleta, CA, USA; Mountain View, CA, USA.
Minimum qualifications: - Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, Physics, or a specialized field (e.g., Optics, Sensors, Audio/DSP, etc.), or equivalent practical experience.
- 3 years of experience with Python or other programming languages and git version control.
- 3 years of experience with Electromagnetic simulations and Finite Element Simulation tools (Ansys HFSS, Comsol, etc).
Preferred qualifications: - Master's degree or PhD in Electrical Engineering, Computer Engineering, Physics, or a related field (e.g., Optics, Sensors, Audio/DSP).
- Experience with custom programmatic CAD layout and verification tools.
- Knowledge of FEM macro development techniques, caching and massive parallelization.
- Familiarity with Superconducting circuit architectures and quantum computing.
- Familiarity with IC fabrication techniques and processes.
About the jobAs a Quantum Device Layout and Simulation Engineer, you will support the layout and simulations backend and frontend infrastructures and custom toolkits of quantum processors and associated analog, Direct Current (DC), and Radio Frequency (RF) devices. Our Quantum Processor designs are produced through an iterative process of working with custom programmatic CAD layout tools, graphical layout tools such as K-Layout and various Finite Element Simulation tools for physical device simulations. You will work closely with other members of our team to develop, maintain and streamline layout, simulation and verification end to end infrastructure to be used by a large number of designers across the QAI. In addition, you will work on longer term projects for streamlining non-standard devices and packaging simulation workflows. This role requires the ability to work efficiently in an agile research environment, supporting the changing requirements of device design and modeling.
Individual pay is determined by factors including job-related skills, experience, and relevant education or training.
US: $132000 - $189000 (USD) 15% bonus target equity benefits
Learn more about benefits at Google .
Responsibilities - Build, maintain and mainstream Quantum Processor and associated device layout and simulations infrastructure to improve device production cycle.
- Maintain and expand on design documentation for layout, simulation and integrations into other teams.
- Work with designers across many teams to seamlessly complete the release and landing of various layout and simulation software upgrades.
