The Wavelogic family of products are widely used in Ciena's optical fiber transmission solutions and are one of the main contributors to Ciena's success in the telecommunications industry. This role offers the opportunity to shape the front-end implementation of industry leading ASIC technology and contribute to the methodologies that keep Ciena at the forefront of high-performance optical networking. How you will make an impact: • Execute frontend implementation for assigned IP subsystems, including synthesis, static timing analysis, logical equivalence checking, and clock domain crossing validation • Develop and maintain timing constraints to support synthesis and signoff for subsystem integration • Perform logical equivalence verification between Register Transfer Level (RTL) and gatelevel netlists throughout pre and postlayout stages • Validate clock domain crossings for toplevel ASIC integration to ensure functional integrity • Create and optimize scripts, tools, and documentation that improve synthesis and static timing workflows • Implement engineering change orders (ECOs) to support iterative design refinement • Collaborate closely with ASIC integration, IP development, physical design, and external Electronic Design Automation (EDA) partners to align frontend and backend implementation activities The must haves: • B.Sc. in Electrical Engineering, Computer Engineering, or a related discipline (or equivalent experience) • Knowledge of ASIC implementation flows, including synthesis, timing analysis, logical equivalence checking, and clock domain crossing validation • Familiarity with RTL design principles and hardware description languages • Ability to work effectively within multidisciplinary engineering teams and manage deliverables to project schedules Nice to haves: • Experience with additional frontend or backend design activities such as floorplanning, Design for Testability (DFT), or place and route • Industry experience using synthesis and/or static timing analysis tools within an ASIC development environment • Handson exposure to deepsubmicron ASIC technologies and advanced timing closure methodologies • Scripting experience (e.g., Python, Tcl, or similar) to enhance automation and debug workflows • Background supporting DSPcentric or highspeed ASIC development programs • Experience working with external EDA vendors or foundry technology teams Pay Range: The annual salary range for this position is $70,700 - $112,900 Pay ranges at Ciena are designed to accommodate variations in knowledge, skills, experience, market conditions, and locations, reflecting our diverse products, industries, and lines of business. Please note that the pay range information provided in this posting pertains specifically to the primary location, which is the top location listed in case multiple locations are available. Non-Sales employees may be eligible for a discretionary incentive bonus, while Sales employees may be eligible for a sales commission. In addition to competitive compensation, Ciena offers a comprehensive benefits package, including medical, dental, and vision plans, participation in 401(K) (USA) & DCPP (Canada) with company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company-paid holidays, paid sick leave, and vacation time. We also comply with all applicable laws regarding Paid Family Leave and other leaves of absence. At Ciena, we are committed to building and fostering an environment in which our employees feel respected, valued, and heard. Ciena values the diversity of its workforce and respects its employees as individuals. We do not tolerate any form of discrimination.