Google

Technical Lead Manager, Machine Learning, Memory Subsystem Design

Google$240K — $333K *
Technical Services
11 - 15 years of experience
Job Overview by Ladders

Qualifications

  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or equivalent experience.
  • 15 years of experience in semiconductor design or design verification.
  • 6 years of experience in people management and employee development.
  • Experience designing or verifying DRAM-based memory subsystems.

Responsibilities

  • Lead, mentor, and manage a team of RTL Design and DV Engineers.
  • Collaborate with cross-functional teams to plan and execute development cycles.
  • Interface with third-party IP providers for memory-related projects.
  • Engage with DRAM manufacturers during subsystem design and validation.
  • Drive improvements in design methodologies and quality control measures.

Benefits

  • 25% bonus target
  • Equity benefits
  • Comprehensive health coverage
  • Professional development opportunities
  • Flexible work arrangements
Full Job Description
info_outline
X In most instances, this position requires in-person interviews as part of the hiring process.

Minimum qualifications:
  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience.
  • 15 years of experience in semiconductor design or design verification.
  • 6 years of experience in people management, developing employees.
  • Experience in designing or verifying DRAM-based memory subsystems.

Preferred qualifications:
  • Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture.
  • Experience in creating and validating HBM-based memory subsystems.


About the job
As Technical Manager for TPU DRAM, you will develop and validate high performance memory subsystems for upcoming machine learning products.

In this role, you will provide guidance to a team of design and verification engineers, collaborate with cross-functional peers on its system level aspects, and interact with the larger DRAM ecosystem, including DRAM manufacturers and third party IP providers.

Individual pay is determined by factors including job-related skills, experience, and relevant education or training.

US: $240000 - $333000 (USD) 25% bonus target equity benefits

Learn more about benefits at Google .

Responsibilities
  • Lead, mentor and manage a team of RTL Design and DV Engineers developing DRAM subsystems including HBM.
  • Collaborate closely with the cross-functional teams (e.g., Design for Test, Signal/Power Integrity, Packaging, Physical Design, Software, Silicon Validation, Silicon Engineering) to plan and execute throughout the development cycle.
  • Interface with third party IP providers of memory related IP including controllers, physical layers, and verification models during the selection and implementation phases of projects.
  • Interface with DRAM manufacturers during the design and validation of DRAM subsystems.
  • Drive improvements in design methodologies, processes, and quality control measures.

About Google

Google is a multinational technology company that specializes in Internet-related services and products. These include online advertising technologies, search engine, cloud computing, software, and hardware. Google was founded in 1998 by Larry Page and Sergey Brin while they were Ph.D. students at Stanford University. The company has grown tremendously since then and has become one of the most valuable companies in the world. Google's mission is to organize the world's information and make it universally accessible and useful.
Learn more about Google
Size
156,500 employees
Market Cap
$1,115.4 billion
Industry
Net Income
$40.2 billion
Founded
1998
5 Year Trend
+23.3%
Revenue
$182.5 billion
NASDAQ

Similar Jobs

More Jobs at Google

More Technical Services Jobs

Find similar Technical Lead Manager, Machine Learning, Memory Subsystem Design jobs: