Sr. Engineer, CPU RTL Design

Tenstorrent$100K — $500K *
Consumer Technology
Less than 5 years of experience
Job Overview by Ladders

Qualifications

  • 5-7 years experience in CPU microarchitecture, particularly with Rename, Scheduler, ROB, Load Store, Branch Prediction, Cache, or Datapath.
  • Proficiency in RTL coding using Verilog/VHDL and familiarity with standard industry tools for simulation, synthesis, and power analysis.
  • Experience debugging RTL/logic across multiple design hierarchies and various environments.
  • Strong background in defining microarchitecture, creating design specifications, and analyzing performance trade-offs.

Responsibilities

  • Design and implement RTL for a portion of a high-performance RISC-V CPU block.
  • Collaborate with DV, PD, and performance teams to achieve functional, timing, and power goals.
  • Use innovative techniques to optimize CPU design for power, performance, and area.
  • Partner with validation and test teams for effective pre-silicon and post-silicon execution.
  • Improve RTL design environment, tools, and methodologies for enhanced development efficiency.

Benefits

  • Highly competitive compensation package including variable compensation.
  • Hybrid work model based in Austin, TX or Santa Clara, CA.
  • Exposure to end-to-end CPU design process and hands-on optimization experience.
  • Integration of open-source and industry-standard tools for improved RTL flows.
  • Opportunity to work in a collaborative environment tackling advanced CPU design challenges.
Full Job Description
We are looking for a talented engineer to join our CPU design team to define and implement RTL for high-performance CPUs. You'll work on a CPU based on RISC-V ISA, collaborating with DV, PD, and performance teams to deliver a functional, timing, and power-converged design.

This role ishybrid, based out of Austin, TX or Santa Clara, CA.

We welcome candidates at various experience levels for this role. During the interview process, candidates will be assessed for the appropriate level, and offers will align with that level, which may differ from the one in this posting.

Who You Are
  • Experienced in CPU microarchitecture with expertise in Rename, Scheduler, ROB, Load Store, Branch Prediction, Cache or Datapath.
  • Skilled in RTL coding (Verilog/VHDL) and familiar with industry-standard tools for simulation, synthesis, and power analysis.
  • Proficient in debugging RTL/logic across multiple design hierarchies and pre/post-silicon environments.
  • Background in microarchitecture definition, design specification, and performance-driven trade-off analysis.


What We Need
  • Own RTL design and microarchitecture development for a portion of a CPU block of a high-performance RISC-V CPU.
  • Collaborate closely with DV, PD, and performance engineers to meet functional, timing, and power goals.
  • Use innovative techniques to optimize power, performance, and area while driving RTL experiments and evaluating results.
  • Partner with validation and test teams to ensure robust pre-silicon and post-silicon execution.
  • Enhance RTL design environment, tools, and methodologies to improve development efficiency.


What You Will Learn
  • End-to-end exposure to CPU design from microarchitecture through timing and power convergence.
  • Hands-on experience optimizing high performance CPU designs in both pre-silicon and post-silicon phases.
  • Integration of open-source and industry-standard tools to improve RTL flows and results.
  • Work in a deeply technical, highly collaborative team solving cutting-edge CPU design challenges.


Compensation for all engineers at Tenstorrent ranges from $100k - $500k including base and variable compensation targets. Experience, skills, education, background and location all impact the actual offer made.

Tenstorrent offers a highly competitive compensation package and benefits.

About Tenstorrent

Tenstorrent is a semiconductor company that designs and develops computer processors for artificial intelligence and machine learning applications. The company's processors are designed to be energy-efficient and scalable, and are used by a range of businesses, from small startups to large enterprises. Tenstorrent was founded in 2016 and is headquartered in Toronto, Ontario.
Learn more about Tenstorrent
Size
51 employees
Industry
Founded
2016

Similar Jobs

More Jobs at Tenstorrent

More Consumer Technology Jobs

Find similar Sr. Engineer, CPU RTL Design jobs: