Opportunity OverviewTeradyne's Digital ASIC Group is seeking a Senior RTL Digital Design Engineer to help develop complex mixed-signal ASICs for next-generation semiconductor test systems. Working closely with architects, analog designers, verification engineers, and physical design teams, you will drive digital design activities from architecture definition through silicon bring-up. This role offers the opportunity to own critical ASIC subsystems, influence technical direction, and contribute to cutting-edge products in a highly collaborative environment.
Required Qualifications- BSEE required; MSEE or PhD desired.
- 8+ years of ASIC or digital design experience with strong expertise in Verilog/SystemVerilog RTL development.
- Proven experience designing complex digital blocks including state machines, FIFOs, high-speed datapaths, arbitration logic, and DFT-friendly architectures.
- Strong knowledge of ASIC development flows including synthesis, static timing analysis (STA), clock domain crossing (CDC), and timing closure.
- Experience integrating third-party and custom IP into large-scale SoCs or mixed-signal ASICs.
- Proficiency with scripting and automation using Python, Tcl, Make, or similar languages.
- Experience supporting verification, silicon bring-up, debugging, and root-cause analysis.
- Strong collaboration, communication, and problem-solving skills with the ability to mentor junior engineers and drive technical excellence across cross-functional teams.
Compensation: The base salary range for this role is $192,300 - $307,600. This range is a good faith estimate, and the amount of base salary will correspond with experience and skill set. This range can also fluctuate depending on demand and location.
Incentive Plan: This job is eligible for discretionary bonus(es) based on financial performance.
Benefits: Teradyne offers a variety of comprehensive health and well-being benefit programs, including medical, dental, vision, Flexible Spending Accounts, retirement savings plans, life and disability insurance, paid vacation & holidays, tuition assistance programs, and more. Please click here to see details.
#LI-MD1
