Lead SoC Design Verification Engineer

Inspire Semiconductor, Inc.

$150K — $180K *
Telecommunications & Hardware
5 - 7 years of experience
Job Overview by Ladders

Qualifications

  • Bachelor's or Master's degree in Electrical or Computer Engineering
  • 7+ years of hands-on experience in SoC verification
  • Deep understanding of SystemVerilog, UVM, and simulation tools (Xcelium preferred)
  • Experience interfacing simulations with software and hardware via DPI/VPI
  • Proficient in version control (git/Bitbucket) and project tracking (Jira, Confluence)
  • Strong knowledge of common bus protocols (AXI, AHB, PCIe, DDR4/5)
  • Solid familiarity with CPU architecture and digital design
  • Excellent scripting and programming skills (Python, C/C++, TCL)
  • Outstanding communication and collaboration abilities

Responsibilities

  • Craft and execute comprehensive verification plans from the ground up
  • Develop sophisticated unit-level and system-level testbenches
  • Implement RISC-V ISA compliance testing
  • Conduct preliminary debugging of issues alongside the design team
  • Analyze and enhance functional and code coverage
  • Integrate simulations with user interfaces and checkers
  • Identify performance bottlenecks and optimization opportunities
  • Continuously innovate test infrastructure and automation frameworks
  • Manage and mentor a team of verification engineers

Benefits

  • Opportunity to work on cutting-edge technology in supercomputing
  • Significant discretion in choosing methods and tools for verification
  • Leadership position with team-building opportunities
  • Work in a rewarding environment that emphasizes innovation
Full Job Description
The Opportunity:

We are looking for a seasoned Lead SoC Verification Engineer to own the complete verification of our innovative Supercomputer cluster-on-a-chip. This critical role encompasses our RISC-V cores, complex network-on-chip, and 3rd-party peripheral IP integrations. You will have significant discretion to choose the most efficient methods and tools to ensure our designs are robust and performant. This is a leadership position where you'll have the opportunity to build out our in-house verification dream team.

What You'll Do:

  • Craft and execute comprehensive verification plans from the ground up.
  • Develop sophisticated unit-level and system-level testbenches.
  • Implement and ensure RISC-V ISA compliance testing.
  • Conduct preliminary debugging of discovered issues, working closely with the design team.
  • Analyze and drive enhancements for functional and code coverage.
  • Integrate simulations with real user interfaces, stimulus generators, and checkers.
  • Identify performance bottlenecks and opportunities for optimization through verification.
  • Continuously innovate and improve our test infrastructure and automation frameworks.
  • Manage, mentor, and grow a team of verification engineers.


What You Bring:

  • A Bachelor's or Master's degree in Electrical or Computer Engineering.
  • 7+ years of hands-on experience in SoC verification.
  • A deep understanding of SystemVerilog, UVM, and simulation tools (Xcelium preferred).
  • Proven experience interfacing simulations to other software and hardware via DPI/VPI.
  • Proficiency with version control (git/Bitbucket) and project tracking (Jira, Confluence).
  • Strong knowledge of common bus protocols (AXI, AHB, PCIe, DDR4/5, etc.).
  • Solid familiarity with CPU architecture and digital design concepts.
  • Excellent scripting and programming skills (Python, C/C++, TCL).
  • Outstanding communication and collaboration abilities.


Bonus Points:

  • Experience with formal verification techniques (e.g., Conformal LEC).
  • Hands-on experience with emulation systems (like Zebu or Palladium) or FPGA prototyping.


If you're excited about pushing the boundaries of computing and working on truly innovative technology in a rewarding environment, we'd love to hear from you!

Similar Jobs

More Telecommunications & Hardware Jobs

Find similar Lead SoC Design Verification Engineer jobs: