Arista Networks

Hardware Design Integrity Engineer

Arista Networks$130K — $225K *
Telecommunications & Hardware
5 - 7 years of experience
Job Overview by Ladders

Qualifications

  • BSEE or MSEE required
  • 5+ years of experience in hardware engineering
  • Proven experience debugging Networking Hardware
  • Experience with complex PCB designs (20+ layer count with 50G+ signals)
  • Expertise in validating multi-phase DC/DC converters for high current loads
  • Knowledge in high-speed and low-speed signal design/debugging (DDR, PCIe, I2C, SPI)
  • Familiarity with signal and power integrity tools and concepts
  • FPGA design experience using Verilog

Responsibilities

  • Debug production system problems and provide effective solutions
  • Deep dive into hardware design aspects including CPU/ASIC, power, and components
  • Collaborate with software and customer teams on high-pressure field escalations
  • Write scripts to extract and analyze log data during live debug sessions
  • Make necessary firmware, schematic, and BOM changes to resolve issues
  • Conduct lab measurements to support debugging efforts
  • Work with various teams to investigate and resolve component-level issues
  • Develop and present root cause analysis to executives and customers

Benefits

  • Medical, dental, and vision insurance
  • Wellbeing programs
  • Tax savings options
  • Income protection plans
  • Discretionary bonuses and equity options available
  • Sales Incentive Plan for eligible sales roles
Full Job Description
Job Description

Who You'll Work With

Working closely with cross-functional teams including software, product management, and manufacturing, our engineers innovate on system architectures, high-speed PCB designs, and signal integrity to deliver state-of-the-art products that drive network performance and reliability.

What You'll Do

Our Hardware Engineering team is at the forefront of developing high-speed networking and Ethernet products used in Enterprise campuses, hyperscaler datacenters and bleeding edge AI clusters. With this comes complex, oftentimes cross-platform issues requiring engineers passionate about debugging and delivering root cause analysis and fixes to the design team, executives, and customers.

Candidates for this position would be responsible for debugging production system problems and delivering solutions.
  • Deep dive into various aspects of any existing hardware design - CPU/ASIC, power, SI, clocking, PCIE, optics, fab, components.
  • Work closely with sw & customer teams on high pressure escalations from the field, including reading logs, identifying the bug, determining the best fix with minimal interruption to the field, delivering the final solution, determining if any other systems are susceptible, and implementing measures to prevent the issue from occurring again.
  • Writing scripts to look for specific information in the logs or to capture information in live debug sessions
  • Work closely with the hw design team, but also be able to make firmware, schematic, BOM, fab changes as needed.
  • Lab measurements and debug.
  • Work closely with component, FA, ODM teams to identify component level or third party RCAs and fixes needed.
  • Identify test escapes. Work with the design validation team to examine current test limitations and develop new tests.
  • Write and present root cause analysis for executives and customers.


Qualifications
  • BSEE or MSEE
  • 5+ years of relevant experience in hardware engineering
  • Experience debugging Networking Hardware
  • Experience with proper design of 20+ layer count boards featuring 50G+ signals
  • Experience debugging and validating multi-phase DC/DC's for high current, high transient loads
  • Experience with design and debug of high speed interfaces (DDR, PCIe) as well as low speed signals (I2C, SPI)
  • Familiarity with signal integrity and power integrity concepts and tools, such as: impedance, PDN's, Bode plots, PCIE analyzers, TDR's, VNA's
  • FPGA design using Verilog

Compensation Information:

The new hire base pay for this role has a salary range of $130,000 to $225,000. Arista offers different pay ranges based on work location, so that we can offer consistent and competitive pay appropriate to the market. The actual base pay offered will be based on a wide range of factors, including skills, qualifications, relevant experience, and work location. The pay range provided reflects base pay only and in addition certain roles may also be eligible for discretionary Arista bonuses and equity. Employees in Sales roles are eligible to participate in Arista's Sales Incentive Plan, which pays commissions calculated as a percentage of eligible sales. US-based employees are also entitled to benefits including medical, dental, vision, wellbeing, tax savings and income protection. The recruiting team can share more details during the hiring process specific to the role and location.

#LI-AC1

Additional Information

About Arista Networks

Arista Networks is a computer networking company headquartered in Santa Clara, California. The company designs and sells multilayer network switches to deliver software-defined networking solutions for large datacenter, cloud computing, high-performance computing and high-frequency trading environments. Arista Networks was founded in 2004 by former Cisco Systems engineers and is led by CEO Jayshree Ullal. The company went public in 2014 and is traded on the New York Stock Exchange under the ticker symbol ANET.
Learn more about Arista Networks
Size
2,993 employees
Market Cap
$36.5 billion
Industry
Net Income
$634.5 million
Founded
2004
5 Year Trend
+21.2%
Revenue
$2.3 billion
NASDAQ

Similar Jobs

More Jobs at Arista Networks

More Telecommunications & Hardware Jobs

Find similar Hardware Design Integrity Engineer jobs: