Opportunity Overview This Factory Applications position plays a key technical role within the Memory Test Division, supporting advanced memory customers and influencing the evolution of the Nextest test platform.
In this role, you will participate in customer-facing technical engagements, support complex device bring-up activities, and collaborate closely with engineering and product teams. You will help customers successfully introduce next-generation memory devices into production while contributing to platform features, methodologies, and best practices that scale across the business.
We are seeking an experienced memory test engineer with deep hands-on expertise, strong customer engagement skills, and a passion for solving complex technical problems.
- Drive customer engagements and technical escalations for advanced memory devices, including device bring-up, characterization, and yield ramp.
- Develop and deploy robust test program methodologies, characterization flows, and correlation strategies for memory products (e.g., Flash) and protocol-based standards such as PCIe and UFS.
- Partner with Engineering, Marketing, and Product Management to provide customer-driven input into tester hardware and software roadmaps.
- Build technical demonstrations, documentation, and enablement materials to support customer evaluations and internal readiness.
- Support cross-functional alignment on feature requirements, system validation, and deployment strategies.
- Act as a trusted technical interface for global customers during evaluation, production ramp, and mass production deployment.
- Drive timely resolution of critical customer issues through structured debug, root cause analysis, and scalable corrective actions.
All About You We seek individuals who share our passion and determination. Our commitment to customer success drives us to go the extra mile. If you are ready to join us in this mission, please review the minimum criteria for the position below.
- B.S. in Electrical Engineering or a related field, or equivalent experience
- 10+ years of experience in memory semiconductor ATE engineering
- Proven ability to develop, debug, and correlate memory test programs
- Strong understanding of wafer sort and final test methodologies
- Proficiency in C/C++ programming for test applications
- Strong hardware and software debugging capabilities
- Hands-on experience testing memory protocols (e.g., PCIe, NVMe, UFS)
Preferred Technical Skills & Experience- Experience with Nextest Magnum and/or Advantest memory test platforms
- Experience supporting high-volume manufacturing test flows
- High-speed serial interface testing experience
- Exposure to emerging or next-generation memory technologies
- Experience working with global customers and managing technical escalations
- Prior involvement in customer evaluations, pre-sales support, or platform assessments
Soft Skills- Excellent verbal and written communication skills
- Analytical mindset with the ability to solve problems independently
- Effective collaboration across engineering, product, and customer teams
- Ability to build trusted technical relationships internally and externally
- Proven ability to manage multiple priorities in a dynamic environment
Other Requirements- Willingness and ability to travel up to 20% domestically and internationally, occasionally on short notice
- This is an on-site position (not remote) based in San Jose, CA
Compensation: The base salary range for this role is $170,500 - 272,800 This range is a good faith estimate, and the amount of base salary will correspond with experience and skill set. This range can also fluctuate depending on demand and location.
Incentive Plan: This job is eligible for discretionary bonus(es) based on financial performance.
Benefits: Teradyne offers a variety of robust health and well-being benefit programs, including medical, dental, vision, Flexible Spending Accounts, retirement savings plans, life and disability insurance, paid vacation & holidays, tuition assistance programs, and more. Please click here to see details.
#LI-NS1 
