DSP/ FPGA Engineer

DZYNE Technologies

• $110K — $150K *
Aerospace & Defense
Less than 5 years of experience
Job Overview by Ladders

Qualifications

  • 3+ years' experience in Aerospace, Defense, or Telecommunications
  • Strong hands-on experience with FPGA development (Verilog or VHDL)
  • Demonstrated experience with DSP algorithms in FPGA logic
  • Familiarity with SDR platforms like bladeRF or USRP
  • Solid understanding of deterministic real-time digital signal processing
  • Experience with high-throughput data movement (DMA, streaming interfaces)
  • Ability to translate software algorithms into hardware implementations
  • Comfortable with embedded Linux environments and low-level drivers

Responsibilities

  • Design, implement, and optimize FPGA-based DSP pipelines for SDR applications
  • Modify and extend existing bladeRF FPGA images or similar platforms
  • Develop real-time signal-processing modules (filters, mixers, etc.)
  • Collaborate with embedded Linux engineers to integrate FPGA subsystems
  • Interface FPGA logic with CPU systems via DMA or USB3
  • Contribute to architecture decisions for next-gen hardware
  • Work with RF engineers on integrating new components
  • Participate in lab bring-up, validation, and field testing

Benefits

  • Comprehensive healthcare benefits package
  • Fully covered dental, vision, life, accident, and disability insurance
  • Paid time off and paid holidays
  • 401(k) plan with employer match and immediate vesting
Full Job Description
Position Title: DSP/ FPGA Engineer

Location: Portland, OR

Work Arrangement: On-site

Position Summary:

DZYNE has an immediate need for a talented Engineer capable of helping design, build, and bring to market a self-contained SDR system. As the DPS / FPGA engineer, you will play a central role in defining and building this next evolution. You'll take ownership of the FPGA-level DSP pipeline, work across hardware and software boundaries, and help turn a research-grade design into a reliable, manufacturable, and high-performance embedded radio system. You will architect, implement, and optimize the FPGA and embedded DSP subsystems, working closely with our software, electrical and mechanical engineers to take a laboratory prototype and turn it into a production ready device.

Required Duties and Responsibilities:
  • Design, implement, and optimize FPGA-based DSP pipelines for SDR applications
  • Modify and extend existing bladeRF FPGA images (Cyclone) or similar FPGA-based SDR platforms
  • Develop deterministic, real-time signal-processing modules (filters, mixers, decimators, burst detectors, timing cores, modulators, demodulators)
  • Collaborate with embedded Linux engineers integrating FPGA subsystems into a coherent SDR architecture
  • Interface FPGA logic with CPU systems via DMA, streaming interfaces, USB3, or AXI-style equivalents
  • Contribute to architecture decisions for next-generation hardware (RF front end, FPGA partitioning, FPGA 12 CPU interfaces)
  • Work with RF engineers when integrating new front-end components or improving timing stability
  • Participate in lab bring-up, validation, and field testing
  • Document FPGA modules, APIs, and register maps for internal and external use

Required Skills/Qualifications:
  • 3+ years' experience in a related field such as Aerospace, Defense or Telecommunications
  • Strong hands-on experience with FPGA development (Verilog or VHDL)
  • Demonstrated experience with DSP algorithms implemented in FPGA logic
  • Familiarity with SDR platforms (bladeRF, USRP, LimeSDR, or similar)
  • Solid understanding of deterministic real-time digital signal processing
  • Experience with high-throughput data movement (DMA engines, streaming interfaces)
  • Ability to translate software-based algorithms (GNU Radio, C/C++, Python) into hardware-accelerated implementations
  • Comfortable working with embedded Linux environments and low-level drivers
  • Proficiency with lab tools (spectrum analyzers, signal generators, oscilloscopes)

Preferred Skills/Qualifications:
  • Experience with Cyclone or Zynq-class SoC FPGAs
  • Familiarity with USB 3.0 data pipelines or PCIe interfaces
  • Background in PHY and MAC design with custom protocols
  • Experience designing highly parallelized DSP pipelines
  • Experience designing register maps and FPGA 12 CPU control interfaces
  • Understanding of RF front-end components (PLL, mixers, filters, LNAs)
  • Knowledge of Yocto/Buildroot or similar embedded Linux build systems

Education:
  • Bachelor's degree in STEM field (Science, Technology, Engineering or Math) or an equivalent combination of education and experience

Clearance Level Required: No Security Clearance is required, but it is highly desired

Export Control / ITAR Requirement:

This position requires access to information and technology subject to U.S. export control laws and regulations, including the International Traffic in Arms Regulations (ITAR). As a result, employment is contingent upon meeting applicable export control eligibility requirements and compliance obligations.

Work Authorization Requirement:
Candidates must be legally authorized to work in the United States on a full-time basis without the need for current or future employment visa sponsorship.

Travel Required: Not required for daily activities, but probable travel once per quarter

Working Conditions:

The diversity of work conditions may range from an environment where there is little or no physical discomfort, such as a general office environment, to warehouse and other facilities.

Physical Demands:

The physical demands described here are representative of those that must be met by an employee to successfully perform the essential functions of this job:
  • Must have the ability to stoop, stand, climb, occasionally lift a minimum of 25 lbs.
  • Involves movement between departments, floors, and worksites to facilitate work.

Salary: $110,000 -150,000 annually

Salary depends on relevant work experience, education, training, essential skills, and/or other factors such as specialized or high-demand professions. In addition to the annual salary, the position will be eligible for an annual bonus. The pay range for this job level is a general guideline only and not a guarantee of salary or annual bonus.

Benefits:

Our benefits are DZYNE'ed for your overall health and financial wellness. DZYNE offers a comprehensive healthcare benefits package. Base dental, vision, life, accident, disability, and other core benefits are fully covered by DZYNE. DZYNE provides paid time off and paid holidays. Additionally, DZYNE offers a 401 (k) plan with an employer match and immediate vesting.

Some Final Notes

The description gives you a sense of what the position involves but is not an exhaustive list. We are a growing and evolving team, which means your responsibilities may shift or expand overtime as new opportunities arise. Flexibility and curiosity are part of what makes our work exciting!

Pay Range: $110,000 - $150,000 per year

Similar Jobs

More Aerospace & Defense Jobs

Find similar DSP/ FPGA Engineer jobs: