3D Stacked DRAM Design Engineer

SK hynix America

$150K — $260K *
Enterprise Technology
Less than 5 years of experience
Job Overview by Ladders

Qualifications

  • Bachelor's degree in Electrical Engineering or related field with 4+ years of experience.
  • Proficiency in developing DRAM circuits with custom design methodologies using tools like Virtuoso.
  • Experience in reviewing DRAM specifications and architectures.
  • Hands-on circuit design aligning with internal and external DRAM product requirements.
  • Ability to evaluate DRAM specifications through various testing levels including wafer and system level.
  • Expertise in circuit design and PDN analysis within both full custom and digital co-design contexts.
  • Strong proficiency in Python and in circuit simulators such as HSPICE and Spectre.

Responsibilities

  • Design high-speed digital IP for 3D-stacked DRAM circuits in collaboration with U.S. clients.
  • Verify foundry services for service-ready IPs and establish necessary infrastructure.
  • Co-develop innovative DRAM-on-Logic solutions with key customers to boost market competitiveness.
  • Foster ongoing customer engagement and provide technical leadership to enhance collaboration.

Benefits

  • Top-tier health insurance at no employee cost.
  • Paid time off including PTO, company holidays, and Happy Fridays.
  • Paid parental leave program.
  • 401k matching contributions.
  • Educational reimbursement of up to $10,000 annually for job-related education.
  • Donation matching and volunteering opportunities.
  • Corporate discount programs for employees.
  • Complimentary meals provided (breakfast, lunch, and dinner).
Full Job Description
Job Title: 3D Stacked DRAM Design Engineer
Office Location: San Jose, CA
Job Type: Full-Time
Work Model: Onsite

Job Summary:

To strengthen leadership in the DRAM-on-Logic era through optimized DRAM die design, we are seeking talent capable of driving the co-design of 3D-stacked DRAM logic dies in close collaboration with U.S.-based customers. This strategic hiring initiative aims to enhance our global competitiveness by fostering deep engagement with key American clients, ensuring that our die design solutions are precisely aligned with their evolving technical requirements and market demands.

Responsibilities:
  • Design high-speed digital IP design for 3D-stacked DRAM peripheral circuits and DRAM DFT with U.S.-based customers (including RTL design to implementation).
  • Engage in foundry verification of service-ready IPs and infrastructure setup for IP business.
  • Co-develop next-generation DRAM-on-Logic solutions with key customers to enhance our service competitiveness and market position.
  • Strengthen competitiveness through sustained customer collaboration and technical leadership.

Qualifications:
  • Bachelor's degree or higher in Electrical Engineering or a related discipline with 4+ years of relevant experience.
  • Development of DRAM and design DRAM circuit based on custom design methodology (using virtuoso [or similar tools], spice simulator).
  • Experience reviewing DRAM specifications and architecture.
  • Circuit design experience to meet internal and external requirements for DRAM products.
  • Experience evaluating compliance with DRAM specifications through design analysis at the wafer levels test / package levels test / system level test.
  • Experience in full custom + digital Co-design and PDN analysis.
  • Experience in full custom-based logic foundry design.
  • Expert in Python, and circuit simulators (HSPICE, PrimeSim, Spectre, etc.).
  • Excellent verbal and written communication in English; ability to present technical concepts to cross functional teams and senior management.

Benefits:
  • Top Tier health insurance at no employee cost
  • Paid day offs: PTO + Company Holidays + Happy Fridays
  • Paid Parental Leave Program
  • 401k Matching
  • Educational reimbursement up to $10,000 per year for job-related higher education degree
  • Donation Matching and volunteering opportunities
  • Corporate discount programs
  • Free Breakfast/Lunch/Dinner provided to employees

Compensation:

Our compensation reflects the cost of labor across several U.S. geographic markets, and we pay differently based on those defined markets. Pay within the provided range varies by work location and may also depend on job-related skills and experience. Your Recruiter can share more about the specific salary range for the job location during the hiring process.

Pay Range

$150,000-$260,000 USD

Similar Jobs

More Jobs at SK hynix America

More Enterprise Technology Jobs

Find similar 3D Stacked DRAM Design Engineer jobs: