Wireless Chip Architect

P3Hired

$130K — $180K *
Telecommunications & Hardware
Less than 5 years of experience
Job Overview by Ladders

Qualifications

  • B.Sc. or M.Sc in Electrical Engineering
  • Deep understanding of full-system SoC architecture and its interaction with connectivity subsystems
  • Product engineering experience through full lifecycle including post tape-out and production qualification
  • Experience in wireless communication system definition and standards (Wi-Fi, Bluetooth, Cellular, UWB)
  • Proven ASIC design and architecture experience with successful tape-outs
  • Strong technical leadership and communication skills to convey complex concepts
  • Creative problem-solver with experience in ambiguous requirement navigation

Responsibilities

  • Drive the full-system view of the connectivity subsystem within an SoC
  • Define architecture specifications including feature sets and power/performance/area targets
  • Identify low power modes and PMU requirements for the subsystem
  • Articulate HW and SW interfaces of connectivity subsystems, including operation sequences
  • Lead technical discussions with customers on connectivity architecture options
  • Collaborate with customers to co-develop joint solutions during system integration
  • Support product lifecycle activities including testing, validation, and productization
  • Engage cross-functionally to ensure successful implementation from architecture to test coverage

Benefits

  • Hybrid work model (on-site and remote flexibility)
  • Opportunity to work on cutting-edge wireless technologies
  • Engagement with direct customer interactions for solution development
  • Involvement in the full product lifecycle, from idea to implementation
  • Supportive and collaborative team environment across various functions
Full Job Description
Position Overview

In this role, you will be at the intersection of cutting-edge wireless technology and direct customer engagement. As a Wireless Architect, you drive the definition of connectivity subsystem architectures for next-generation products including Wi-Fi, Bluetooth, and UWB with mixed analog/digital hardware. You will also serve as a key technical partner for our customers, leading technical pre-sales, co-develop joint solution offerings, and bring a creative, flexible mindset to solving complex real-world connectivity challenges. This requires both architectural depth and strong product engineering experience, from concept through productization.
Responsibilities

Drive full-system view of how the connectivity subsystem interacts within an SoC, including CPU/processor, memory, and peripheral interfaces

Definition of connectivity subsystem architecture specifications including :
  • Feature-set definition and PPA (Power, Performance, Area) targets
  • Definition of system low power modes and PMU requirements
  • Definition of HW and SW interfaces of the connectivity sub-systems including: HW interfaces, state machines, operation sequences, etc.
  • Analog and digital domains partitioning
Customer Facing and Technical Engagement
  • Lead technical discussions with customers, presenting connectivity architecture options and value propositions
  • Co-develop joint solution offerings with customers and partners, acting as technical advisor during system integration phases
Support Product Lifecycle and Productization
  • Support post-tape-out testing, production validation, and productization of wireless connectivity solutions
  • Lead or contribute to production-readiness activities including silicon characterization, yield analysis, and qualification testing
Cross-functional Leadership
  • Work closely with logic design, physical design, firmware, and validation teams to ensure successful implementation
  • Support wireless subsystem integration process from architectural definition through implementation, lab integration and test coverage planning
  • Collaborate with product management and business development stakeholders to translate customer feedback into architectural requirements and product roadmap inputs
Qualifications
  • B.Sc. or M.Sc in Electrical Engineering
  • Deep understanding of full-system SoC architecture, with emphasis on how connectivity subsystems interact with processors, memory controllers, power domains, and software stacks
  • Product engineering experience: deep understanding of full lifecycle including post tape-out testing, silicon bring-up, productization, and production qualification.
  • Experience in system definition for wireless communication systems
  • Experience in wireless communication standards (such as WiFi/BT/Cellular/UWB)
  • Experience in ASIC design and architecture, with proven experience in successful tape-outs and production
  • Knowledge in performance and power modeling and analysis
  • Deep understanding of VLSI development process and methods
  • Technical leadership
  • Strong communicator, able to translate complex architectural concepts for customers, executives, and engineering teams.
  • Creative and flexible mindset: comfortable navigating ambiguous requirements and proposing pragmatic, innovative solutions
  • Proven customer facing experience. Leading technical discussion, building trust, and influencing design decisions.
  • Knowledge in RF integration and performance optimization
  • Previous experience with 3rd party IP integration
  • Knowledge in CPU/Processor architecture


Locations Mountain View, CA Remote status Hybrid Employment type Full-time Client Name CEVA

Similar Jobs

More Jobs at P3Hired

More Telecommunications & Hardware Jobs

Find similar Wireless Chip Architect jobs: