Sr Staff - Staff Design Verification Engineer

SA Technologies, Inc.

$150K — $180K *
Telecommunications & Hardware
8 - 10 years of experience
Job Overview by Ladders

Qualifications

  • 10+ years of Design Verification experience
  • BS or MS in Computer Science or Electrical Engineering
  • Deep knowledge of SystemVerilog testbench, DPI, and UVM
  • Proficiency in scripting languages such as Python or Perl
  • Excellent programming skills with a focus on object-oriented design
  • Experience developing scalable and portable testbenches
  • Strong debugging and problem-solving abilities

Responsibilities

  • Collaborate with architects, designers, and engineers for high-quality design verification
  • Develop verification strategies and detailed tests based on micro-architecture
  • Create reusable verification methodologies and components
  • Implement tests and manage regression processes
  • Analyze and debug complex issues during simulation, emulation, and silicon bring-up
  • Enhance verification infrastructure for efficiency and quality
  • Contribute to the evolution of verification methodology and best practices

Benefits

  • Friendly technical assessment to showcase skills
  • Opportunity to work with cross-functional teams
  • Innovative work environment focused on quality and efficiency
  • Continuous learning and evolution of methodologies
  • Collaboration with top industry professionals
Full Job Description
Job Description
Job Description

Key Responsibilities
• Work with architects, designers, post silicon and software engineers to ensure a high-quality design that works first silicon.
• Develop and implement verification strategies, detailed tests and coverage plans based on micro-architecture.
• Create verification methodologies and reusable environments, including components such as stimulus, checkers, assertions, and coverage.
• Implement tests, manage regressions, gather coverage, and debug test failures.
• Collaborate with cross-functional teams including architecture, RTL design, physical design, firmware, and validation.
• Analyze and debug complex issues across simulation, emulation, and silicon bring-up phases.
• Continuously enhances verification infrastructure and flows to improve efficiency and quality.
• Contribute to the evolution of the overall verification methodology and best practices across the organization.

Skills And Qualifications
• Great debugging and problem-solving skills.
• Deep knowledge of SystemVerilog testbench, DPI and UVM.
• Excellent programming skills and knowledge of software engineering practices including object-oriented design.
• Experience developing scalable and portable testbenches and components.
• Experience with verification methodologies and tools such as simulators, waveform viewers, build and run automation, coverage collection, and gate level simulations.
• Proficient in scripting languages such as Python or Perl.
• Good interpersonal skills and the ability to work as a standout colleague are a must.
• Extremely self-motivated and eager to solve problems
• 10+ years of Design Verification experience.

Desired Skills And Qualifications
• Knowledge of pipelined processor architecture.
• BS or MS in Computer Science or Electrical Engineering.
• 10+ years of hands-on Design Verification experience.

Location: Sunnyvale, CA

Actual compensation may include bonus and equity, and will be determined based on factors such as experience, skills, and qualifications


Embark on a rewarding journey together with us! At SA Technologies Inc., your journey begins with a friendly technical assessment, providing a stage to highlight your unique skills.

Similar Jobs

More Jobs at SA Technologies, Inc.

More Telecommunications & Hardware Jobs

Find similar Sr Staff - Staff Design Verification Engineer jobs: