Micron's Interface Pathfinding team operates at the leading edge of that mission - driving performance-scaling innovation across circuits, signaling, packaging, and interconnects with a 3-5 year technology horizon. As the Design Verification Engineer, you will own pre-silicon functional verification for a high-speed interface chip program. Working on a small, senior team spanning analog design, layout, silicon characterization, and digital design, you will build and execute the verification environment that gives the team confidence in the RTL before silicon is committed. This is a full-ownership DV role. You will write the DV plan, build the testbench infrastructure, develop directed and constrained-random tests, close coverage, and support the transition from simulation to post-silicon bring-up. The program integrates a fully custom analog PHY alongside soft IP functions including Error Counting, Eye Monitor control, and I2C management interface - providing a technically interesting and varied verification scope well beyond standard digital block verification. A distinctive aspect of this role is the opportunity - and expectation - to stay engaged through post-silicon bring-up. Your simulation environments, coverage models, and debug waveforms will be directly leveraged in the lab during chip characterization. This is a foundational hire for a growing program, and strong execution early is expected to lead to follow-on projects of increasing scope, team size, and verification complexity. Responsibilities 3DV Planning:7 Develop and maintain the full-chip DV plan covering all soft IP blocks and top-level integration; define coverage targets, test priorities, and sign-off criteria in alignment with the Chip Lead. 3Testbench Development:7 Build and maintain UVM/SystemVerilog verification environments for all key design blocks including I2C and register interface, PRBS-based Error Counting logic, Eye Monitor control state machine, PHY configuration and control register file (CSR / APB or equivalent), and top-level chip integration and block interconnect. 3Test Development:7 Write directed tests for corner cases and protocol compliance; develop constrained-random test scenarios with appropriate coverage models; achieve and document functional and code coverage closure. 3Assertion-Based Verification:7 Implement SystemVerilog Assertions (SVA) for critical control sequences, protocol compliance, and reset/initialization behavior in coordination with the Chip Lead. 3Formal Verification:7 Apply formal property checking (JasperGold or VC Formal) where applicable - CSR correctness, CDC properties, reset verification. 3Regression Management:7 Build and maintain regression infrastructure; triage failures, root-cause issues to RTL or testbench, and track bug closure through the design team. 3Post-Silicon Support:7 Provide debug waveforms, expected behavior documentation, and test vectors to support ATE development and lab bring-up in coordination with the Lab Guru. 3DV Documentation:7 Maintain verification plan, coverage closure reports, and test methodology documentation to support program continuity and follow-on chip development. Basic Qualifications 3BS, MS, or PhD in Electrical Engineering, Computer Engineering, or related field 36-12 years of functional verification experience in a UVM/SystemVerilog environment 3Demonstrated experience building UVM testbench environments from scratch - not just maintaining or extending existing infrastructure 3Experience verifying serial management interface blocks - I2C, SPI, APB, AHB, or equivalent 3Strong coverage-driven verification methodology - functional coverage modeling, code coverage analysis, and coverage closure documentation 3Solid debugging skills across simulation waveforms and RTL - ability to distinguish RTL bugs from testbench issues quickly and efficiently 3Comfortable working on a small team with a high degree of individual ownership and accountability Preferred Qualifications 3Experience with formal property verification (JasperGold, VC Formal, or equivalent) for block-level sign-off 3Familiarity with PHY functional modeling or behavioral simulation, including use of vendor-supplied behavioral models or BFMs in a mixed-signal simulation context 3Experience with real-number modeling (RNM) or Verilog-AMS behavioral models for analog block abstraction in digital simulation environments 3Familiarity with PRBS pattern generation and error detection verification - understanding the algorithmic behavior being verified, not just the bus protocol 3Post-silicon validation experience - candidates who have carried verification knowledge into the lab and supported bring-up and debug on real silicon are strongly preferred 3Experience developing ATE test vectors or correlating simulation results to production test programs 3Prior experience in a small team or startup-like environment where role boundaries are defined by need rather than org chart The US base salary range that Micron Technology estimates it could pay for this full-time position is: $178,000.00 - $389,000.00 a year Additional compensation may include benefits, bonuses and equity. Our salary ranges are determined by role, level, and location. The range displayed on each job posting reflects the minimum and maximum target base pay for new hire salaries of the position across all US locations. Within the range, individual pay is determined by work location and additional job-related factors, including knowledge, skills, experience, tenure and relevant education or training. The pay scale is subject to change depending on business needs. Your recruiter can share more about the specific salary range for your preferred location during the hiring process. Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits. As a world leader in the semiconductor industry, Micron is dedicated to your personal wellbeing and professional growth. Micron benefits are designed to help you stay well, provide peace of mind and help you prepare for the future. We offer a choice of medical, dental and vision plans in all locations enabling team members to select the plans that best meet their family healthcare needs and budget. Micron also provides benefit programs that help protect your income if you are unable to work due to illness or injury, and paid family leave. Additionally, Micron benefits include a robust paid time-off program and paid holidays. For additional information regarding the Benefit programs available, please see the Benefits Guide posted on micron.com/careers/benefits.