Job Details:Job Description:This position is in the Logic Technology Development team working in one of the most advanced semiconductor process technologies in the world. You will design, execute, and analyze experiments to develop the process of the next technologies to come into the market. Come join us and help shape the future of the semiconductor process for decades to come.
What you will be considered for: LTD Semiconductor Senior Process Integration Development Engineers are responsible for leading scientific research enabling the manufacture of innovative device architectures but not limited to:
- Lead scientific research enabling the manufacture of innovative device architectures coupled with the realization of these architectures.
- Designing, executing, and analyzing experiments necessary to meet engineering specifications for their process.
- Participate in the development of intellectual property.
- Integrate the many individual steps necessary for the manufacture of complex microprocessors.
- Ramp to manufacturing volumes to demonstrate the technology meets requirements while simultaneously transferring the technology to counterparts in manufacturing via the Copy Exactly Methodology.
Qualifications:You must possess the minimum qualifications below to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.
Minimum Qualifications - The candidate must possess a Bachelor's degree with 7+ years, Master's degree with 5+ years, or a Ph.D. degree with 3+ years of experience in Materials Science, Chemical Engineering, Chemistry, Physics, Mechanical Engineering, Electrical Engineering, or a related Scientific STEM (Science Technology Engineering Math) field of study.
- Semiconductor processing, Semiconductor fabrication, or nanotechnology.
- Statistical Process Control (SPC)
- Computational Data Skills
Process Development Requirements - Must satisfy experience in one of the following areas:
- 3+ years of professional overlay development experience and understanding of process induced overlay impacts.
- 3+ years of professional scanner, track, or lithography metrology tool experience.
- 3+ years of professional lithography process layer development experience.
- 3+ years of EUV materials process development experience.
- Proven experience driving integrated process change methodologies to develop a robust process is a plus
- Demonstrated ability to utilize coding to facilitate data collection and analysis
- Equipment development and vendor interaction experience is a plus
- Experience with ASML scanner EUV and DUV platforms is a plus
- Ability to troubleshoot complex production issues and optimize application performance and reliability
- Strong communication skills and the ability to work effectively in cross-functional development teams
Factory Requirements - Understanding of modern semiconductor manufacturing processes
- Familiarity with factory automation or manufacturing control systems is a plus
We are constantly working on making a more connected and intelligent future, and we need your help. Change tomorrow. Start today!
Interview TIPS: Here.
Job Type:Experienced Hire
Shift:Shift 1 (United States of America)
Primary Location:US, Oregon, Hillsboro
Additional Locations:BenefitsWe offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.
Annual Salary Range for jobs which could be performed in the US: $133,800.00-188,890.00 USD
The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.
Work Model for this RoleThis role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.
ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.
