Unlock potential by leading CPU core-level testbench development and verification for high-performance RISC-V architectures. Collaborate with cross-functional teams to ensure robust design and functionality, driving innovation in silicon behavior.

Shape the future of CPU verification by driving development of core-level testbenches for cutting-edge RISC-V CPUs, influencing both design and validation across platforms in a hybrid work environment.