Timing Design Engineer

5 - 7 years experience  •  Business Services

Salary depends on experience
Posted on 09/21/17
San Jose, CA
5 - 7 years experience
Business Services
Salary depends on experience
Posted on 09/21/17

Timing Design Engineer

  • Job Number: 112913764
  • San Jose, California, United States
  • Posted: Aug. 14, 2017
  • Weekly Hours: 40.00

Job Summary

In this role, you will be at the center of a PHY design effort interfacing with architecture, CAD, logic design teams, with a critical impact on delivering best in class PHY designs. You will be required to do timing closure and/or physical designs of best in class PHY design

Key Qualifications

  • The ideal candidate will have 5+ years of Physical Design experience on high PHY and/or SOC designs
  • Knowledge about industry standards and practices in Timing closures, Physical Design, including Physically aware synthesis, Floor-planning, and Place & Route
  • Experience in developing and implementing STA constraints
  • Solid Understanding of all aspects of Timing flow, Physical construction, Integration and Physical Verification
  • Working Knowledge of Basic SoC Architecture and HDL languages like Verilog to be able with logic design team for timing fixes
  • Power user of industry standard Timing ,Physical Design & Synthesis tools
  • Solid Understanding of scriptinglanguages such as Perl/Tcl

Description

As a Timing Design engineer you will be involved with all phases of physical design of high performance PHY design from RTL to delivery of our final GDSII. Your responsibilities include but are not limited to: Generate block level static timing constraints. Close timing on critical blocks by working with RTL, PD teams. Develop and validate high performance low power clock network guidelines. Perform Timing optimization and validate the design for functionality. Generate and Implement ECOs to fix timing etc. Run Timing verification flow at chip/block level and provide guidelines to fix violations to other designers and/or perform the fixes. Participate in establishing CAD and physical design methodologies for correct by construction designs. Assist in flow development for chip integration.

Education

BSEE / MSEE is required

Not the right job?
Join Ladders to find it.
With a free Ladders account, you can find the best jobs for you and be found by over 20,0000 recruiters.