Note: Looking for candidate who are eligible to work without sponsorship on Contract W2.
Job Title: _Designer: CAD - IV
Location: California, Santa Clara
12+ Months Contract Position
Successful candidate would be involved in the development of wearable devices with specific responsibilities including the layout of rigid and flexible PCBs. As a PCB Design Engineer, you will be collaborating withother engineers and design teams to choose board technologies, determine board stack-ups, and iterate on component placements and routing studies. You will help achieve the right balance between cost, size, and manufacturability on a project-by-project basis. The candidate will maintain technical coordination with cross functional groups including EEs, MEs, Test, EMC, etc. You will resolve PCB design issues with fabrication and manufacturing vendors.
We are looking for a self-starter and a team player who can thrive in a dynamic startup-like environment. Someone with a lot of passion to contribute to the design and has the ability to come up with some innovative solutions to problems. Strong communications and organizational skill and the ability to multitask across various disciplines and tasks are a must.
Required Skills and Experience, not limited to the following:
?*Flexible PCB Design experience is required for this role*
?Education: Minimum AS degree with emphasis in Engineering. CID/CID+ certification a plus
?5+ years of related consumer product PCB layout experience utilizing Cadence Allegro and possess deep knowledge of layout-related signal integrity fundamentals. Examples may include, but not limited to, differential pair routing, power plane management, HDI, bypassing capacitor placement strategies, ground via return paths and shielding, RF design etiquette, clock signal routing, mixed signal design, any layer vias, balanced stack-ups, etc.
? Proficient with the Cadence Design Entry CIS, Allegro and Cadence Constraint Manager (v16.6, 17.2 or later). Examples may include ability to search and navigate CIS database within OrCAD, general understanding of netlisting errors and fixes, how to apply net properties like diff pairs or buses, etc. Knowledge of Allegro Constraint Manager to set up diff pair spacing rules, length matching, x-nets, constraint regions, class to class rules, net shorts, etc.
?1 or more years of experience with creating PCB layout symbols and logic symbols using Cadence tools.
? Must possess knowledge of high volume manufacturing technologies and production variance for rigid, rigid-flex, and full flex PCBs.
Additional Skills and Experience, not limited to the following:
? Knowledge of ProE/Creo and STEP files a plus. Examples may include mapping step models to PCB footprints and making adjustments to component step model ECAD coordinates for proper auto placement using IDF files
? SKILL and/or TCL/TK programming experience a plus
Please fill below details if you are interested for this opening:
Full Legal Name (As per SSN/DL/Passport)
Present location (city, state or ZIP)
Date of Birth (Only Month and Date MM/DD)
Last 4 Digits of your SSN
*Joining availability (post-selection)
Did anybody approached you for this Position
Expected Rate/Salary $$/HR/K
Would you comfortable to go for an In-person Interview
Highest Education with Year and Country
Do you have Potential Offers/Interviews in your Pipeline
Reason for Change
How will you rate yourself for this Position