ASIC Digital Design, Staff Engineer
Synopsys Inc
•$108K — $162K *
Kanata, ON K2K 1A1 In-Person
More than 3 months ago
By clicking Apply, I agree with Ladders'
Job Description
Descriptions & Requirements
Job Description and Requirements
Our Silicon Design & Verification business is all about building high-performance silicon chips-faster. We're the world's leading provider of solutions for designing and verifying advanced silicon chips. And we design the next-generation processes and models needed to manufacture those chips. We enable our customers to optimize chips for power, cost, and performance-eliminating months off their project schedules.
At Synopsys, we're at the heart of the innovations that change the way we work and play. Self-driving cars. Artificial Intelligence. The cloud. 5G. The Internet of Things. These breakthroughs are ushering in the Era of Smart Everything. And we're powering it all with the world's most advanced technologies for chip design and software security. If you share our passion for innovation, we want to meet you.
Design Verification Engineer, Staff
Our DDR PHY IP team is Hiring a Digital ASIC Verification Engineer, Staff
In this role you will be responsible for developing test benches and verifying integrated IP Subsystems for our global customers. You will triage issues by working independently with architects and RTL designers while providing technical leadership on verification for initial specification to tape out.
Qualifications:
Synopsys Canada ULC values the diversity of our workforce. We are committed to provide access & opportunity to individuals with disabilities and will provide reasonable accommodation to individuals throughout the recruitment and employment process. Should you require an accommodation, please contact [redacted] .
Job Description and Requirements
Our Silicon Design & Verification business is all about building high-performance silicon chips-faster. We're the world's leading provider of solutions for designing and verifying advanced silicon chips. And we design the next-generation processes and models needed to manufacture those chips. We enable our customers to optimize chips for power, cost, and performance-eliminating months off their project schedules.
At Synopsys, we're at the heart of the innovations that change the way we work and play. Self-driving cars. Artificial Intelligence. The cloud. 5G. The Internet of Things. These breakthroughs are ushering in the Era of Smart Everything. And we're powering it all with the world's most advanced technologies for chip design and software security. If you share our passion for innovation, we want to meet you.
Design Verification Engineer, Staff
Our DDR PHY IP team is Hiring a Digital ASIC Verification Engineer, Staff
In this role you will be responsible for developing test benches and verifying integrated IP Subsystems for our global customers. You will triage issues by working independently with architects and RTL designers while providing technical leadership on verification for initial specification to tape out.
Qualifications:
- BSEE in EE with 5+ years of industry experience or MSEE with 2 years
- Verilog, System Verilog and Perl/Python scripting skills
- Proficiency in UVM verification environment
- Debugging skills with ability to root cause issues
- Demonstrates good communication and problem-solving skil
- Experience in DFI, DDR PHY or Memory subsystem is a plus
Synopsys Canada ULC values the diversity of our workforce. We are committed to provide access & opportunity to individuals with disabilities and will provide reasonable accommodation to individuals throughout the recruitment and employment process. Should you require an accommodation, please contact [redacted] .